## **DESIGN OF BASIC GATES AND I/O**

Lab Report for ECE3270
Digital Systems Design

Submitted by Ryan Barker

Department of Electrical & Computer Engineering Clemson University

01/31/2015

### **Abstract**

The goal of this experiment was to gain experience working on multi-stage VHDL projects through the Quartus II IDE. The final design was an interface that allowed for the user to spell the word "TIGER" on five of the Altera DE115 board's seven segment displays and rotate "TIGER" through those displays by interfacing with the on-board switches. It was split into four parts, which involved engineering, simulating, and testing the following: An eight bit, two-to-one multiplexer, a five bit, three-to-one multiplexer, a three bit seven segment decoder, and the final design file. A critical part of the project was modularly designing the macros in each stage so they could be easily modified and re-used. The project required the user to become familiar with designing VHDL files, writing and simulating test benches, setting primary entities in Quartus, and using Quartus to download bitmaps generated by design files into an Altera board for physical implementation.

### Introduction

The overall project in lab one was separated into four parts, each involving designing a different macro. Part one was concerned with constructing a two-to-one multiplexer with two eight bit inputs and an eight bit output. Part two took the core design from part one, and modified it slightly into a five-to-one multiplexer with three bit inputs and a three bit output. Part three shifted gears entirely into designing a three bit decoder to a low-active seven segment display, which would display the different characters of the word "TIGER" for its' first five input bit combinations, and display blanks for the remaining three inputs. Part four took the designs in parts two and three and combined them into a circuit which used five three bit five-to-one multiplexers and five 3 bit decoders to display the word "TIGER" across the first five seven segment displays on an Altera board. Further, the circuit in part four rotated "TIGER" across the displays as control switches were flipped ("TIGER"  $\rightarrow$  "RTIGE"  $\rightarrow$  "ERTIG", etc.). After each part of the lab was coded, a testbench file was written for it to assist with a ModelSim simulation to verify proper operation. Each circuit was then compiled into Quartus, and the resulting bitmap files were programmed into the Altera DE115 boards, tested, and demonstrated.

## Section 1.A: Designing the 2-to-1 Multiplexer

The eight bit two-to-one multiplexer was to be built out of eight one bit two-one multiplexers that take two one bit inputs, x and y, and output one of the two dependent on the state of the select line, s. Figure 1.1.b shows a truth table for this logic, and Figure 1.1.a and Figure 1.1.c show a circuit diagram and macro for the multiplexers, respectively. As the lab instructions point out, the logic for these one bit two-to-one multiplexers is simply implemented in VHDL as a Boolean, data-flow architecture of output equals not s and x or s and y [1].




Figure 1.1. One Bit Two-to-One Multiplexer Logic. [1]

After implementing the one bit multiplexers in the code, creating the parallel eight bit variant was as simple as using a for generate statement in the overall multiplexer's architecture to port map eight, one-bit multiplexers into an eight bit entity. Figure 1.2 shows a visual representation of this coding idea. This entity was then mapped with wrapper code to physical switches and LEDs for testing purposes. All VHDL code for the eight bit, two-to-one multiplexer is seen in appendix A.1.1.




Figure 1.2. Eight Bit Two-to-One Multiplexer. [1]

### Section 1.B: Testing the 2-to-1 Multiplexer

Once the eight bit multiplexer was built, writing a test bench to verify its operation was easy. To save time, this was done with Quartus II's built in "Test Bench Template Writer" to generate a .vht file. The strategy behind the test bench was to set the first eight bit input, x, to hex 0xAA and the second eight bit input, y, to hex 0x55. The control line was set to a binary zero to initially select x and changed to a one after fifty picoseconds to select y. Note that 0xAA and 0x55 are 10101010 and 01010101 in binary, respectfully, so the circuit would be deemed working if the simulation showed the output waveform starting at 10101010 and flipping polarity at the control line change. As seen below in Figure 1.3, the waveform followed this behavior, so the simulation passed and the bitmap file for the macro was sent to the board. On the board, the methods in the test bench were repeated, and the circuit was also checked to make sure the output changed as the currently selected input did. Appendix A.1.2 shows the referenced test bench.




Figure 1.3. Eight Bit Two-to-One Multiplexer Simulation Wave.

### Section 2.A: Designing the 5-to-1 Multiplexer

The second design was to be a five-to-one multiplexer with three bit inputs and a three bit output. Once the circuit in part one was operational, generating this design was easy and mostly involved copying the code from part one and making some slight modifications. The only major change, as seen in lines thirty through thirty-nine in the part two code, was the decision to change the Boolean architecture for the individual multiplexers from part one to a behavioral architecture that used a case when statement to describe the output in terms of the possible control line values. This was done to simplify what would have otherwise been a very long, complicated Boolean equation for the output in terms of all of the inputs. Everything else in the code follows the exact same structure as part one, just for three bits instead of eight. All VHDL code for the three bit, five-to-one multiplexer is seen in appendix A.2.1.

## **Section 2.B: Testing the 5-to-1 Multiplexer**

This point brought a strange error in the ModelSim compiler to light: When a standard generic statement is used in an entity, and its architecture is behavioral and contains a case when statement, the ModelSim compiler generates the error "Array type case expression must be a locally static subtype" when compiling the VHDL code. Neither the lab TA nor I could explain why this happens, but fixing it is as simple as not using a generic statement and using literal values, so it was easy to overcome.

Apart from the error described above, much like designing part two followed designing part one, testing part followed testing part one. The test bench .vht file is seen in appendix A.2.2, but is very much the test bench from part one, just with five, three bit inputs instead of two, eight bit inputs. Figure 2.1 shows the relevant parts of the output waveform from part two's simulation (Control values "000" through "100"), and shows the output waveform passed simulation, since it successfully switched to each input value as the control bit values changed. When the bitmap file for part two was sent to the actual board, it behaved in the same manner, and followed changes in its currently selected input, so it was deemed operational.




Figure 2.1. Three Bit Five-to-One Multiplexer Simulation Wave.

## Section 3.A: Designing the 3 Bit Decoder

The third design in this project was a three bit decoder that was to output to a low, active seven segment display and make the characters shown in Figure 3.1 appear for each value on the input bits. Noting that a bar on a seven segment display will be on for an input value of zero on its pin, the code for this decoder was designed with a case when statement that specified each character as its binary input string to the display. The primary entity in the design was a wrapper around the decoder that mapped it physical ports on the board, so the decoder itself could be used

intermediately in part four. All VHDL code for the three bit seven segment decoder is seen in appendix A.3.1.

$c_{2}c_{1}c_{0}$	Character
000	T
001	I
010	G
011	E
100	R
101	
110	
111	

Figure 3.1. Table of Outputs for 3 Bit Decoder. [1]

## Section 3.B: Testing the 3 Bit Decoder

Simulation for this point in the project did not seem as valuable as other points in the project, since the output waveforms would not show the characters being sent to the displays. The best that could be done was to test each input value, and verify that the respective binary output value matched the value in the case when statement in the code. This is exactly what the waveform in Figure 3.2 shows. Loading the bitmap file on the board provided a much easier and meaningful check, since the characters could be seen on HEX0 for each input value. Regardless, both tests passed, and the decoder was deemed operational. The test bench used in simulation is shown in appendix A.3.2.




Figure 3.2. Three Bit Decoder Simulation Wave.

## **Section 4.A: Designing the Overall Circuit**

The overall project in lab one combined the macros from parts two and three to create a circuit that could display any of the characters from the decoder on five seven segment displays. Further, each display was to start with different switches in different input positions, so the word

"TIGER" could be initially displayed and rotated across the five displays. This equated to writing port maps for five of the circuits shown in Figure 4.1 in the code, with intermediate signals for the lines between each multiplexer and decoder. All VHDL code for the overall circuit is seen in appendix A.4.1.




Figure 4.1. Single Component of Overall Circuit

## **Section 4.B: Testing the Overall Circuit**

The overall project was simulated by initializing switches zero through fourteen to different input values ("T", "T", "G", "E", and "R" in that order), toggling the control switches (fifteen through seventeen) to the first five input values, and watching the bits for the word "TIGER" rotate across HEX0, HEX1, HEX2, and HEX3 in the simulation. Though it is hard to see due to the number of waveforms, the waveforms in Figure 4.1 show this behavior. Much like part three, sending the bitmap to the board was much more meaningful testing, as the characters switching across the displays could be observed in physical rather than binary form. The test bench used in simulation is shown in appendix A.4.2.




Figure 4.2. Overall Design Simulation.

### **Conclusions**

Overall, this lab taught a great deal about using the Quartus II interface, modularly coding VHDL using wrapper entities so entities in a given VHDL file could be used in other VHDL files later, simulating waveforms with test benches and ModelSim, and generating and sending bit map files to the board. It was a great example of just how careful one needs to be using the Quartus II interface, as there is quite a bit to remember after writing code for a given design, such as setting the top level entity to that design, generating and writing a test bench, and setting Quartus up to use that test bench for simulation. It exercised one's ability to pick the most efficient architecture type (Behavioral, Dataflow, or Structural) to accomplish a given task in a given entity, and taught good coding practices, like using for generate statements to automate making similar port maps. Perhaps the biggest lesson in this lab, though, is that as far as VHDL is concerned, simpler code is better code.

## References

[1] M. Smith. ECE327 Digital System Design, Lab 1: Design of basic gates and I/O. [Online].

Available: https://bb.clemson.edu/bbcswebdav/pid-1872120-dt-content-rid-

18310256\_2/courses/smithmc-ece-327-DSD/Lab1\_BASIC\_GATES%282%29.pdf

# **APPENDIX**

Appendix A.1: 8 bit, 2-to-1 Multiplexer

A.1.1: VHDL Code

```
□-- Ryan Barker --
      -- ECE 3270
      -- Dr. Smith
 3
      -- Labla.yhdl
 4
 5
 6
      -- Purpose: File contains code that will generate:
                     - A two to one multiplexer (Mux2to1)
                 - An eight bit two to one multiplexer (Mux2to1 8Bit)
 9
10
     -- The top level entity (Labla) tests the 8 Bit 2 to 1 Multiplexer
11
12
13
     LIBRARY ieee;
14
    USE ieee.std_logic_1164.all;
15
16
     -- Delcare individual multiplexers --
17
   ENTITY Mux2tol IS
    PORT (x,y,s : IN std_logic;
18
19
         m : OUT std logic );
20
    END Mux2to1;
21
22
   -- Architecture of individual multiplexers: Dataflow (Boolean) --
   ARCHITECTURE Dataflow OF Mux2to1 IS
23
24 BEGIN
      m <= (NOT (s) AND x) OR (s AND y);
25
26
    END Dataflow;
27
28
     LIBRARY ieee;
29 USE ieee.std logic 1164.all;
30
31 -- Declare 8 Bit 2 to 1 Multiplexer --
32 ENTITY Mux2to1 8Bit IS
         GENERIC (WIDTH : INTEGER := 8);
33
34
         PORT(x, y : IN std logic vector(WIDTH - 1 DOWNTO 0);
              s : IN std logic;
35
              m : OUT std_logic_vector(WIDTH -1 DOWNTO 0));
36
37
    END Mux2tol 8Bit;
38
39
    -- Architecture of 8 Bit 2 to 1 Multiplexer: Structural --
40 HARCHITECTURE Struct1 OF Mux2to1 8Bit IS
41 COMPONENT Mux2to1
42
       PORT(x,y : IN std_logic;
             s : IN std_logic;
m : OUT std_logic);
43
44
     -END COMPONENT;
45
46
47
     BEGIN
48
       Gen Mux : FOR i IN 0 to 7 GENERATE
49
           MuxX : Mux2to1
50
             PORT MAP(x=>x(i), y=>y(i), s=>s, m=>m(i));
51
         END GENERATE Gen Mux;
```

```
52
     END Struct1;
53
      LIBRARY ieee;
54
55
     USE ieee.std logic 1164.all;
56
57
     -- Declare overall entity --
58 ⊟ENTITY Lab1a IS
     GENERIC (WIDTH : INTEGER := 8);
59
                    : IN std_logic_vector(2*WIDTH DOWNTO 0);
60
       PORT (SW
61
           LEDR
                       : OUT std logic vector(WIDTH - 1 DOWNTO 0));
     END Lab1a;
62
63
    -- Architecture of overall entity: Structural --
64
65
   ☐ARCHITECTURE Struct2 OF Lab1a IS
66
    COMPONENT Mux2to1_8Bit
        PORT(x, y : IN std logic vector(7 DOWNTO 0);
67
    s : IN std_logic;
m : OUT std_logic_vector(7 DOWNTO 0));
68
69
70
     END COMPONENT;
71
72
     BEGIN
73
       Lab1a : Mux2to1_8Bit
74
          PORT MAP(x=>SW(7 DOWNTO 0), y=>SW(15 DOWNTO 8), s=>SW(16), m=>LEDR(7 DOWNTO 0));
75
    END Struct2;
<
```

#### A.1.2: Test Bench

```
    ⊞-- Copyright (C) 1991-2014 Altera Corporation. All rights reserved.

    16

→ The Hench template for design : Lab1a

23
    LIBRARY ieee;
29
    USE ieee.std logic 1164.all;
30
    ENTITY Lab1a_vhd_tst IS
31
   LEND Labla vhd tst;
32
   ARCHITECTURE Labla arch OF Labla vhd tst IS
34
   ∃-- constants
    --- signals
35
     SIGNAL LEDR : STD LOGIC VECTOR (7 DOWNTO 0);
36
    SIGNAL SW : STD LOGIC VECTOR (16 DOWNTO 0);
37
38
    COMPONENT Lab1a
39
   PORT (
        LEDR : OUT STD LOGIC VECTOR (7 DOWNTO 0);
40
        SW : IN STD LOGIC VECTOR (16 DOWNTO 0)
41
42
        );
43
    -END COMPONENT;
44
     BEGIN
45
       i1 : Lab1a
       PORT MAP (
46
    47
     -- list connections between master ports and signals
48
        LEDR => LEDR,
49
        SW => SW
50
        );
```

```
☐init : PROCESS
52
     -- variable declarations
53
      BEGIN
54
             -- code that executes only once
55
56
              -- set inputs
              SW(7 DOWNTO 0) <= "10101010";
57
58
              SW(15 DOWNTO 8) <= "01010101";
59
60
             -- set control line and toggle after 50ps
61
              SW(16) <= '0'; wait for 50 ps;
62
              SW(16) <= '1';
63
     WAIT:
   -END PROCESS init;
64
65
    ⊟always : PROCESS
    ⊟-- optional sensitivity list
67
     -- (
                 )
68
     --- variable declarations
69
     BEGIN
70
             -- code executes for every event on sensitivity list
71
     WAIT;
72
     -END PROCESS always;
73
     LEND Labla arch;
74
```

# Appendix A.2: 3 bit, 5-to-1 Multiplexer

### A.2.1: VHDL Code

```
H-- Ryan Barker --
12
     LIBRARY ieee;
     USE ieee.std logic 1164.all;
13
     USE ieee.std logic_arith.all;
14
15
     USE ieee.std logic unsigned.all;
     --USE ieee.numeric std.all;
16
17
     -- Declare individual multiplexers --
18
19
    ENTITY Mux5to1 IS
        -- GENERIC ( WIDTH : INTEGER := 3);
20
21
        PORT (u, v, w, x, y : IN std logic;
    : IN std logic vector(2 DOWNTO 0);
22
              8
23
                        : OUT std logic );
              m
24
     END Mux5to1;
25
26
     -- Architecture of individual multiplexers: Behavioral --
27
    ARCHITECTURE Behavioral OF Mux5to1 IS
28
    BEGIN
29
    \Box
       Mux : PROCESS(u, v, w, x, y, s)
30
        BEGIN
31
          CASE s IS
```

```
32
              WHEN "000" => m <= u;
              WHEN "001" => m <= v;
              WHEN "010" => m <= w;
34
35
              WHEN "011" => m <= x;
              WHEN "100" => m <= y;
36
              WHEN OTHERS => m <= y;
37
38
           END CASE;
        END PROCESS Mux;
39
40
     END Behavioral;
41
     LIBRARY ieee;
42
43
     USE ieee.std logic 1164.all;
44
45
     -- Declare 3 Bit 5 to 1 Multiplexer --
   ENTITY Mux5tol 3Bit IS
46
        GENERIC (WIDTH : INTEGER := 3);
47
48
        PORT(u,v,w,x,y: IN std logic vector(WIDTH - 1 DOWNTO 0);
                 : IN std_logic_vector(WIDTH - 1 DOWNTO 0);
49
                     : OUT std_logic_vector(WIDTH - 1 DOWNTO 0));
50
            m
     END Mux5tol 3Bit;
51
52
     -- Architecture of 3 Bit 5 to 1 Multiplexer: Structural --
53
54 ARCHITECTURE Struct1 OF Mux5to1 3Bit IS
   COMPONENT Mux5to1
55
56

    PORT (u, v, w, x, y : IN std logic;

                      : IN std_logic_vector(WIDTH - 1 DOWNTO 0);
57
58
                      : OUT std logic);
            m
59
     END COMPONENT;
60
61
    Gen Mux : FOR i IN 0 to 2 GENERATE
62
          MuxX : Mux5to1
63
             PORT MAP(u = > u(i), v = > v(i), w = > w(i), x = > x(i), y = > y(i), s = > s, m = > m(i));
65
       END GENERATE Gen Mux;
66
     END Struct1;
67
     LIBRARY ieee;
68
   USE ieee.std logic 1164.all;
70
71
     -- Declare overall entity --
72 ENTITY Lab1b IS
73
          GENERIC (WIDTH : INTEGER := 3);
74
          PORT(SW : IN std logic vector(5*WIDTH + 2 DOWNTO 0);
     LEDR : OUT std logic vector(WIDTH - 1 DOWNTO 0));
75
76
       END Lab1b;
77
78
      -- Architecture of overall entity: Structural --
79
     ☐ARCHITECTURE Struct2 OF Lab1b IS
80
     COMPONENT Mux5tol 3Bit
81
          PORT(u, v, w, x, y : IN std_logic_vector(WIDTH - 1 DOWNTO 0);
82
                           : IN std_logic_vector(WIDTH - 1 DOWNTO 0);
                8
83
                           : OUT std logic vector(WIDTH - 1 DOWNTO 0));
84
       END COMPONENT;
85
86
       BEGIN
87
          Lab1b : Mux5to1 3Bit
88
     PORT MAP(u=>SW(2 DOWNTO 0), v=>SW(5 DOWNTO 3),
89
                        W=>SW(8 DOWNTO 6), x=>SW(11 DOWNTO 9),
90
                         y=>SW(14 DOWNTO 12), s=>SW(17 DOWNTO 15),
91
                        m=>LEDR(2 DOWNTO 0));
92
    END Struct2;
```

### A.2.2: Test Bench

```
H-- Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
     H-- Vhdl Test Bench template for design : Lab1b
 23
 28
    LIBRARY ieee;
 29
    USE ieee.std logic 1164.all;
 30
 31 ENTITY Lab1b_vhd_tst IS
 32
    END Lab1b vhd tst;
 33 ARCHITECTURE Lab1b_arch OF Lab1b_vhd_tst IS
 34 =-- constants
     --- signals
 35
 36
     SIGNAL LEDR : STD LOGIC VECTOR(2 DOWNTO 0);
     SIGNAL SW : STD_LOGIC_VECTOR(17 DOWNTO 0);
 37
    COMPONENT Lab1b
 38
 39
    PORT (
        LEDR : OUT STD LOGIC VECTOR (2 DOWNTO 0);
 40
 41
        SW : IN STD LOGIC VECTOR (17 DOWNTO 0)
 42
        );
     -END COMPONENT;
 43
     BEGIN
 44
 45
        i1 : Lab1b
    PORT MAP (
 46
 47
      -- list connections between master ports and signals
        LEDR => LEDR,
 48
 49
        SW => SW
 50
        );
    ⊟init : PROCESS
 51
 52
       -- variable declarations
 53
      BEGIN
 54
             -- code that executes only once
 55
 56
             -- set inputs
 57
             SW (2 DOWNTO 0) <= "000";
 58
             SW (5 DOWNTO 3) <= "001";
             SW(8 DOWNTO 6) <= "010";
 59
 60
             SW (11 DOWNTO 9) <= "011";
 61
             SW (14 DOWNTO 12) <= "100";
 62
 63
             -- set and toggle control bits
             SW(17 DOWNTO 15) <= "000"; wait for 25 ps;
 64
             SW(17 DOWNTO 15) <= "001"; wait for 25 ps;
65
               SW(17 DOWNTO 15) <= "010"; wait for 25 ps;
66
               SW(17 DOWNTO 15) <= "011"; wait for 25 ps;
67
68
               SW(17 DOWNTO 15) <= "100"; wait for 25 ps;
69
               SW(17 DOWNTO 15) <= "101"; wait for 25 ps;
70
               SW(17 DOWNTO 15) <= "101"; wait for 25 ps;
               SW(17 DOWNTO 15) <= "110"; wait for 25 ps;
71
               SW(17 DOWNTO 15) <= "111";
72
73
      WAIT;
74
     -END PROCESS init;
75
     ⊟always : PROCESS
76
     —- optional sensitivity list
77
      -- (
78
       -- variable declarations
79
      BEGIN
80
               -- code executes for every event on sensitivity list
      WAIT;
81
82
      -END PROCESS always;
     END Lab1b_arch;
83
```

## Appendix A.3: 3 bit Decoder

### A.3.1: VHDL Code

```
H -- Ryan Barker --
11
    LIBRARY ieee:
     USE ieee.std logic 1164.all;
12
13
14
     -- Declare decoder --
15 ENTITY Decoder3to7 IS
16 PORT (c : IN std logic vector(2 DOWNTO 0);
17
              d : OUT std logic vector(6 DOWNTO 0));
     END Decoder3to7;
18
19
20
    -- Architecture of decoder: Behavioral --
    MARCHITECTURE Behavioral OF Decoder3to7 IS
21
22 FIBEGIN
23
        Dec : PROCESS(c)
       BEGIN
24
25
          CASE c IS
              WHEN "000" => d <= "0000111";
26
              WHEN "001" => d <= "1111001";
27
28
              WHEN "010" => d <= "00100000";
29
              WHEN "011" => d <= "0000100";
30
              WHEN "100" => d <= "1001110";
31
              WHEN OTHERS => d <= "11111111";
32
           END CASE;
       END PROCESS Dec;
33
     END Behavioral;
34
35
   LIBRARY ieee;
36
37
    USE ieee.std logic 1164.all;
38
39
    -- Declare overall entity --
40 | ENTITY Lab1c IS
       GENERIC (WIDTH : INTEGER := 3);
41
42
         PORT (SW : IN std logic vector (WIDTH - 1 DOWNTO 0);
    HEXO : OUT std logic vector(6 DOWNTO 0));
43
44
     END Lab1c;
45
46
     -- Architecture of overall entity: Structural --
    ☐ARCHITECTURE Structural OF Lab1c IS
47
48
    COMPONENT Decoder3to7
49
    F
        PORT (c : IN std logic vector(2 DOWNTO 0);
              d : OUT std logic vector(6 DOWNTO 0));
50
51
     END COMPONENT;
52
53
     BEGIN
54
         Dec : Decoder3to7
           PORT MAP(c=>SW(2 DOWNTO 0), d=>HEXO(6 DOWNTO 0));
55
56 END Structural;
```

### A.3.2: Test Bench

```
⊞-- Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
    16
    23
28
    LIBRARY ieee;
29
    USE ieee.std logic 1164.all;
30
31
    ENTITY Lab1c vhd tst IS
32
    LEND Lab1c vhd tst;
33
    ARCHITECTURE Lab1c arch OF Lab1c vhd tst IS
34
    H-- constants
    SIGNAL HEXO : STD LOGIC VECTOR(6 DOWNTO 0);
36
37
    SIGNAL SW : STD LOGIC VECTOR(2 DOWNTO 0);
38
    COMPONENT Lab1c
39
    PORT (
       HEXO : OUT STD LOGIC VECTOR (6 DOWNTO 0);
40
       SW : IN STD LOGIC VECTOR (2 DOWNTO 0)
41
42
       );
43
    -END COMPONENT;
     BEGIN
44
45
       i1 : Lab1c
       PORT MAP (
46
    -- list connections between master ports and signals
47
       HEXO => HEXO,
48
        SW => SW
49
50
       );
51
    ☐init : PROCESS
52
     -- variable declarations
53
     BEGIN
54
            -- code that executes only once
55
56
            -- Toggle Inputs
57
            SW(2 DOWNTO 0) <= "000"; wait for 25 ps;
58
            SW(2 DOWNTO 0) <= "001"; wait for 25 ps;
            SW(2 DOWNTO 0) <= "010"; wait for 25 ps;
59
            SW(2 DOWNTO 0) <= "011"; wait for 25 ps;
60
            SW(2 DOWNTO 0) <= "100"; wait for 25 ps;
61
            SW(2 DOWNTO 0) <= "101"; wait for 25 ps;
62
            SW(2 DOWNTO 0) <= "110"; wait for 25 ps;
63
64
            SW(2 DOWNTO 0) <= "111";
     WAIT;
65
    -END PROCESS init;
66
67
    ☐always : PROCESS

⊕-- optional sensitivity list

68
71
    BEGIN
72
             -- code executes for every event on sensitivity list
73
     WAIT;
74
    -END PROCESS always;
```

# **Appendix A.4: Overall Design**

### A.4.1: VHDL Code

```
<u>+</u>-- Ryan Barker --
13
      LIBRARY ieee:
14
     USE ieee.std logic 1164.all;
15
16
     -- Declare overall entity --
17 ENTITY Lab1d IS
         GENERIC (WIDTH : INTEGER := 18);
18
19
        PORT (SW
                  : IN std logic vector(WIDTH - 1 DOWNTO 0);
20
              HEX0 : OUT std_logic_vector(6 DOWNTO 0);
21
              HEX1 : OUT std_logic_vector(6 DOWNTO 0);
22
              HEX2 : OUT std logic vector(6 DOWNTO 0);
23
             HEX3 : OUT std logic vector(6 DOWNTO 0);
24
             HEX4 : OUT std logic vector(6 DOWNTO 0));
      END Lab1d;
25
26
     -- Architecture of overall entity: Structural --
27
    ARCHITECTURE Structural OF Lab1d IS
28
29
30
      SIGNAL Mux_to_Dec0, Mux_to_Dec1, Mux_to_Dec2, Mux_to_Dec3, Mux_to_Dec4 : std_logic_vector(2 DOWNTO 0);
31
32
    COMPONENT Mux5tol 3Bit
    PORT (u,v,w,x,y,s : IN std_logic_vector(2 DOWNTO 0);
34
                         : OUT std logic vector(2 DOWNTO 0));
      END COMPONENT;
35
36
    COMPONENT Decoder3to7
37
    PORT (c : IN std_logic_vector(2 DOWNTO 0);
38
39
              d : OUT std logic vector(6 DOWNTO 0));
      END COMPONENT;
40
41
      BEGIN
42
43
        Mux4 : Mux5to1_3Bit
          PORT MAP(u=>SW(2 DOWNTO 0), v=>SW(14 DOWNTO 12), w=>SW(11 DOWNTO 9), x=>SW(8 DOWNTO 6),
44
    y=>SW(5 DOWNTO 3), s=>SW(17 DOWNTO 15), m=>Mux to Dec4);
45
46
         Dec4 : Decoder3to7
47
           PORT MAP(c=>Mux to Dec4, d=>HEX4(6 DOWNTO 0));
48
         Mux3 : Mux5tol 3Bit
          PORT MAP(u=>SW(5 DOWNTO 3), v=>SW(2 DOWNTO 0), w=>SW(14 DOWNTO 12), x=>SW(11 DOWNTO 9),
49
    y=>SW(8 DOWNTO 6), s=>SW(17 DOWNTO 15), m=>Mux_to_Dec3);
50
51
         Dec3 : Decoder3to7
           PORT MAP(c=>Mux to Dec3, d=>HEX3(6 DOWNTO 0));
52
53
         Mux2 : Mux5to1 3Bit
54
    PORT MAP(u=>SW(8 DOWNTO 6), v=>SW(5 DOWNTO 3), w=>SW(2 DOWNTO 0), x=>SW(14 DOWNTO 12),
55
                    y=>SW(11 DOWNTO 9), s=>SW(17 DOWNTO 15), m=>Mux to Dec2);
         Dec2 : Decoder3to7
56
            DODT MAD / CENTUR to Dec? desHEV2 (& DOMATO ON) .
57
            PORT MAP(c=>Mux to Dec2, d=>HEX2(6 DOWNTO 0));
          Mux1 : Mux5to1 3Bit
58
            PORT MAP(u=>SW(11 DOWNTO 9), v=>SW(8 DOWNTO 6), w=>SW(5 DOWNTO 3), x=>SW(2 DOWNTO 0),
59
    60
                      y=>SW(14 DOWNTO 12), s=>SW(17 DOWNTO 15), m=>Mux to Dec1);
61
          Dec1 : Decoder3to7
62
           PORT MAP(c=>Mux_to_Dec1, d=>HEX1(6 DOWNTO 0));
63
          Mux0 : Mux5to1 3Bit
            PORT MAP(u=>SW(14 DOWNTO 12), v=>SW(11 DOWNTO 9), w=>SW(8 DOWNTO 6), x=>SW(5 DOWNTO 3),
64
     65
                       y=>SW(2 DOWNTO 0), s=>SW(17 DOWNTO 15), m=>Mux to Dec0);
66
          Dec0 : Decoder3to7
67
             PORT MAP(c=>Mux to Dec0, d=>HEX0(6 DOWNTO 0));
    END Structural;
```

### A.4.2: Test Bench

```
H-- Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
    16
    23
28
     LIBRARY ieee;
29
     USE ieee.std logic 1164.all;
30
31 DENTITY Lab1d_vhd_tst IS
32 LEND Lab1d_vhd_tst;
33
    MARCHITECTURE Lab1d arch OF Lab1d vhd tst IS
    =-- constants
35
      -- signals
     SIGNAL HEXO : STD LOGIC VECTOR (6 DOWNTO 0);
36
     SIGNAL HEX1: STD LOGIC VECTOR(6 DOWNTO 0);
SIGNAL HEX2: STD LOGIC VECTOR(6 DOWNTO 0);
SIGNAL HEX3: STD LOGIC VECTOR(6 DOWNTO 0);
37
38
39
     SIGNAL HEX4 : STD_LOGIC_VECTOR(6 DOWNTO 0);
40
     SIGNAL SW : STD_LOGIC_VECTOR(17 DOWNTO 0);
41
42
   COMPONENT Lab1d
        PORT (
43
    HEX0 : OUT STD_LOGIC_VECTOR(6 DOWNTO 0);
44
       HEX1: OUT STD LOGIC VECTOR(6 DOWNTO 0);
HEX2: OUT STD LOGIC VECTOR(6 DOWNTO 0);
HEX3: OUT STD_LOGIC_VECTOR(6 DOWNTO 0);
45
46
47
48
        HEX4 : OUT STD_LOGIC_VECTOR(6 DOWNTO 0);
49
        SW : IN STD LOGIC VECTOR (17 DOWNTO 0)
        );
50
     -END COMPONENT;
51
52
     BEGIN
53
        i1 : Lab1d
54
        PORT MAP (
55
      -- list connections between master ports and signals
        HEXO => HEXO,
56
57
        HEX1 => HEX1,
        HEX2 => HEX2.
58
59
        HEX3 => HEX3.
60
        HEX4 => HEX4,
61
        SW => SW
62
        ):
63
    ☐init : PROCESS
64
      -- variable declarations
65
      BEGIN
                -- code that executes only once
66
67
68
               -- Set inputs --
               SW(2 DOWNTO 0) <= "000"; -- T
69
               SW(5 DOWNTO 3) <= "001"; -- I
70
               SW(8 DOWNTO 6) <= "010"; -- G
71
               SW(11 DOWNTO 9) <= "011"; -- E
72
73
               SW(14 DOWNTO 12) <= "111"; -- R
74
75
               -- Toggle control state every 25 ps for all valid values --
               SW(17 DOWNTO 15) <= "000"; wait for 25 ps;
76
                SW(17 DOWNTO 15) <= "001"; wait for 25 ps;
77
78
               SW(17 DOWNTO 15) <= "010"; wait for 25 ps;
               SW(17 DOWNTO 15) <= "011"; wait for 25 ps;
79
               SW(17 DOWNTO 15) <= "100";
80
81
      WAIT;
     -END PROCESS init;
82
83
    ⊟always : PROCESS
84
    □-- optional sensitivity list
85
     -- (
       -- variable declarations
86
87
      BEGIN
88
                -- code executes for every event on sensitivity list
89
      WAIT;
     END PROCESS always;
END Lab1d_arch;
90
91
```