

# **SIMPLE PROCESSOR**

**Lab Report for ECE3270  
Digital Systems Design**

**Submitted by**

**Ryan Barker**

**Department of Electrical & Computer Engineering  
Clemson University**

**04/11/2015**

## **Abstract**

The goal of this experiment was to design, simulate, and export an eight-register processor to the Altera FPGAs. A dataflow diagram was provided as a starting point, and an ASM chart was drawn to facilitate design of the controller unit. The processor itself supported instructions for moving data between two registers, importing data from a data-in line into a register, and adding and subtracting two registers via an ALU. All instructions were encoded on the data-in line following the format “IIIXXXYYY”, where “III” was the instruction (three bits allows for future expansion), “XXX” was the first register specified, and “YYY” was the second if applicable. Once the processor worked, a Quartus II wizard was used to build a memory circuit that ran with a counter. This showcased how the processor would behave in a typical computer. Quartus was also used to examine critical paths in the processor and produce recommendations to modify it to run at its maximum possible clocking frequency. The project as a whole stressed the ideas of preparation, organization, and modular design.

## Introduction

The central focal point of this lab was to design the eight register processor shown in the dataflow diagram in Figure I.1 below. This goal was approached in pieces. Note that Figure I.1 is nearly identical to the provided diagram from the lab specification, the only difference is that the reset line is run to each register in the design as well as the controller unit, which was done so each could start with an initial value (all zeroes) when the system was initialized. Just like the last lab, the design was approached modularly and each entity was separated and tested independently from the rest of the circuit to ensure its functionality. The design process as a whole this time was much more straightforward, since ten of the eleven registers were identical, and all eleven were fairly simple to implement. Most of the challenge came in the state machine controller, but wrapper VHDL code was written to map the controller to its components and test its outputs independent of the rest of the circuit, which made troubleshooting it much easier.




Figure I.1. Data Flow Diagram for Processor [1].

After the processor was tested and working, the Quartus II MegaWizard was used to design a thirty-two word, sixteen bit block of memory, initialized with a .mif file. A simple five bit counter was then constructed to drive the address input in this memory, and the main circuit in Figure I.2 was constructed. This showcased how the processor would run in a typical computer and allowed for much simpler use of the processor on the FPGA boards. Finally, TimeQuest Timing Analyzer was used to examine the processor, identify its critical paths, and produce recommendations to run the processor at its maximum possible clock speed.




Figure I.2. Processor with Memory Circuit [1].

## Section 1: The Registers

### Section 1.A: Designing the Generic and Instruction Registers

One nice part about the overall design is that every register in it is simple and identical in functionality. The only unique register is the instruction register, which is nine bits instead of sixteen. This means only two VHDL entity and architecture pairs were necessary for designing all of the registers. The registers also follow the format of Register A from lab four very closely, so the generic design from lab four was used as a baseline for implementing all of the register VHDL code. Each register was set to be falling-edge activated for synchronization purposes. This way, the controller finite state machine could send instruction outputs on rising clock edges and they could be processed by the synchronous elements of the processor (namely, the registers) on falling edges. A low-active, asynchronous reset input was also added to every register in the design, which sets the output of each to zeroes and allows for the registers to be initialized when

the processor is reset. All VHDL code for the registers is seen in appendix A.1.1.1 and appendix A.1.1.2.

## Section 1.B: Testing the Generic and Instruction Registers

Since their functionality was exactly the same, both register entity and architecture pairs could be tested with very similar test benches. Both tests began by setting an input value, setting the load signal high, setting the reset signal low, and waiting a clock cycle to verify the output was initialized to zero and did not change. Then, the reset was toggled high, and the test waited another clock cycle to observe the input being absorbed into the output of each register. After this, the input signal was changed and the load signal was toggled to ensure the input was only absorbed on falling clock edges when the load signal was high. Figure 1.1 shows this behavior for both registers. To enhance readability in Figure 1.1., the input and output lines in the Generic Register tests are show in hexadecimal and the input and output lines in the Instruction Register tests are shown in octal. Appendix A.1.2.1 and appendix A.1.2.2 show both test benches used in simulation.




Figure 1.1. Generic and Instruction Register Simulation Waveforms (Top = Generic, Bottom = Instruction).

## Section 2: The Multiplexer Macro

### Section 2.A: Designing the Multiplexer Macro

The purpose of the multiplexer macro is to select one either of registers' 0 through 7 outputs, register G's output, or a sixteen bit data-in line and place it on the processor's bus. The

multiplexing is based on ten, single bit input lines from the controller as per Figure I.1. As will be discussed in the design of the controller unit, only up to one of these lines can be high at a time. If they are all low, the multiplexer macro puts all zeroes on the bus to prevent undefined bits on the bus. Most of the macro is implemented in a large IF-THEN-ELSIF-THEN-ELSE statement. All VHDL code for the multiplexer macro is seen in appendix A.2.1.

## Section 2.B: Testing the Multiplexer Macro

Testing the multiplexer macro was very straightforward, since at its' core, it is simply a long chain of cascaded multiplexers. In the test bench, each input was declared to a unique value and the control lines were toggled once per a constant period of time to observe the multiplexer output switching to that input. Additionally, after every input was checked, the multiplexer control lines were left all low to observe the output of the multiplexer was zeroes. Figure 2.1 shows that the multiplexer macro exhibits this exact behavior in an easy to observe format. Again, for readability purposes, all inputs and outputs to the macro are shown in hexadecimal. Appendix A.2.2 shows the test bench used in simulation.




Figure 2.1. Multiplexer Macro Simulation Waveform.

## **Section 3: The Arithmetic Logic Unit (ALU)**

### **Section 3.A: Designing the ALU**


The ALU, along with registers A and G, is used by the processor to add or subtract the contents of two registers when an instruction beginning with “010” or “011” is processed. To perform arithmetic on two registers, the first register’s content is first stored in Register A via the multiplexer macro and the bus. Then, the second register’s content is placed on the bus, AddSub is asserted appropriately, the ALU performs the operation, and the result is stored in Register G. Lastly, the result is copied from Register G into the first register specified so it may be used in later computations.

Since it only needs to support addition and subtraction, the ALU in this design is nothing more than a sixteen bit ripple adder with a mode bit to toggle the operation into subtraction. To perform subtraction, the ALU takes advantage of the fact that subtracting two numbers A and B is the same as adding A to the two’s complement of B. Since the two’s complement of B is simply NOT B plus one and  $B \text{ XOR } 1 = \text{NOT}(B)$ , the two’s complement of B is computed by placing XOR gates in between B and its input to the adder, tying each bit of B to one of each of the XOR gate inputs, tying the mode bit to the other, and tying the mode bit to the adder’s carry in. Apart from this, nothing particularly interesting is happening in the ALU. All VHDL code for the ALU is seen in appendix A.3.1.

### **Section 3.B: Testing the ALU**

The ALU was tested by loading several different values for the inputs, toggling the mode bit, and observing that the sum and carry out bits were accurate (though the carry out bit is ignored by the processor). The inputs started with simple examples, like  $0x0001 + 0x0001 = 0x0002$ , and then tested boundary conditions likes  $0x0001 - 0x0001 = 0x0000$  and  $0xFFFFE + 0x0001 = 0xFFFF$  along with other examples. Note that toggling the mode bit makes each output in the circuit destabilize for an instantaneous moment in time, but this is not an issue, as the outputs stabilize rather quickly and the result of an operation is not stored until half a clock cycle after its inputs are set by the processor. Figure 3.1 shows the simulation waveform with the

desired behavior and the inputs and sum in hexadecimal. Appendix A.3.2 shows the test bench used in simulation.



**Figure 3.1. ALU Simulation Waveform.**

## **Section 4: The FSM Controller and its Decoder Components**

### **Section 4.A: Designing the FSM Controller**

Before design for the controller began, the ASM chart shown in appendix A.4.1.1 was drawn to obtain an idea of the structure of the code. This hardware is essentially the brain of the processor, so it was important to ensure it was designed correctly. The controller is designed with an asynchronous, low-active reset to reboot the processor immediately if it ever malfunctioned. The overall processor itself sits with the controller in its first state either while its' reset signal is low or its' reset is high and its' run signal is low, which causes it to load new instructions from the data-in line to the instruction register on every rising clock edge. Once the reset signal is high and the run signal is high, the state machine in the controller transitions into its next state and the processor begins executing the instruction stored in the instruction register. While it is executing an instruction, outputs corresponding to that instruction are asserted by the state machine on rising edges of the clock and are processed by the registers on falling edges so the processor itself is properly synchronized. The outputs asserted in each state and the transition pattern from each state to each state are shown in appendix A.4.1.1's ASM chart. Every sequence of outputs always ends with a state that asserts the Done signal for one clock cycle to indicate the instruction has finished. The controller currently supports move (III = "000"), move immediate (III = "001"), addition (III = "010"), and subtraction instructions (III = "011"). The controller macro itself was not tested until all of its components were built and tested, so it could be mapped to them, which will be discussed later in this section. For now, all VHDL code for the FSM controller is seen in appendix A.4.1.2.



## **Section 4.B: Designing the 3-to-8 Decoders**

As a reminder, the instructions to the processor are all nine bits with the format “IIIXXXYYY”, where “III” is the instruction to be performed, “XXX” represents the first register for the instruction, and “YYY” represents the second register for the instruction if applicable. Several instructions then use “RX<sub>IN/OUT</sub>” and “RY<sub>OUT</sub>” to specify which register to place on the bus and which register to store the bus’s value in during computation. This presents a unique problem, since the outputs of the controller are not formatted as “RX<sub>IN/OUT</sub>” and “RY<sub>OUT</sub>”, but rather R0<sub>IN/OUT</sub> through R7<sub>IN/OUT</sub>. Thankfully, this problem is easily solved by sending the RX/RY bits of the instruction from the controller to two separate but identical and standard three-to-eight bit decoders, and taking input from each output line of the decoders. This feedback loop allows for the decoder outputs to be used any time “RX<sub>IN/OUT</sub>” or “RY<sub>IN</sub>” is output in a state. The decoders themselves are very simple and implemented in a straightforward Boolean architecture with outputs that are minterms of each’s three bit inputs. All VHDL code for the 3-to-8 Decoders is seen in appendix A.4.1.3.

## **Section 4.C: Testing the 3-to-8 Decoders**

Before the controller finite state machine itself was tested, a small and simple test bench was run on the decoders to ensure they behaved properly. Without their correct function, the state machine would never work. The test bench for the decoders simply runs through each value of the input and ensures the correct output line is the only output high. Figure 4.1 shows the simulation waveform with the input bits in octal and the desired behavior. The test bench for the decoders is seen in appendix A.4.2.1.




Figure 4.1. 3-to-8 Decoder Simulation Waveform.

#### Section 4.D: Testing the FSM Controller

Once the VHDL code used for both decoders was verified working, wrapper VHDL code was constructed for the FSM Controller, which mapped the controller to two decoders (One for RX, one for RY) and the instruction register. Each of the controllers' outputs were sent to an output on the simulation waveform, which allowed the designer to see each asserted output as the FSM Controller transitioned states. The test bench used to test this circuit verified reset functionality, and then sent one of each of the four different instructions to the state machine to ensure the outputs matched the ASM chart in appendix A.4.1.1 (utilizing the yellow cursor in ModelSim). The simulation waveform with the desired behavior is shown in Figure 4.2 with the instruction register output in octal. The VHDL wrapper code used is seen in appendix A.4.2.2 and the test bench for the wrapper code is seen in appendix A.4.2.3.




Figure 4.2. FSM Controller Wrapper Code Simulation Waveform.

## Section 5: The Overall Processor

### Section 5.A: Designing the Overall Processor

The overall processor itself contains a very large structural entity that port maps everything discussed so far into the circuit seen in appendix A.5.1.1. It would have been very difficult to test or troubleshoot components of the processor by themselves if not for the modular approach and through testing thus far. The processor still had to be tested to ensure proper top-level functionality, but this testing was made much more painless because of the previous tests. Also, so the processor could be verified as working during testing, outputs were added to its VHDL code that correspond to each register's output, so they may be observed in simulation. As specified in the lab manual, another VHDL file which port maps the processor to switches, keys,


and LEDs on the DE115 Altera boards was written so it could be exported and tested after simulation passed.

A very important thing to note is that the state machine and registers in the processor are clocked on opposite clock edges. This is done because it is impossible for the registers to read the control lines from the controller ( $A_{IN}$ ,  $G_{IN}$ , and  $R0_{IN}$  through  $R7_{IN}$ ) on the same moment that the controller changes them. However, clocking the registers and state machine on opposite edges means their output signals are not synchronized. This means there is a limitation on the processor, which is that during operation, it will assert the done signal half a clock cycle before the value from the instruction it executed is loaded into the corresponding register (See Figure 5.1). The processor is still fully functional; this just means the hardware using it must be aware of this fact. If this processor were to be built physically and sold, this information would need to be included in its specifications. All VHDL code for the overall processor is seen in appendix A.5.1.2 and all VHDL code to map the processor to the board is seen in appendix A.5.1.3.

## **Section 5.B: Testing the Overall Processor**

As mentioned above, all of the testing up to this point was to ensure the processor would function when the numerous macros in the design were hooked together, so testing here focused less on the ability of each macro to perform their purpose, and more on the synchronization and correctness of the outputs. The test bench used tested the processor's reset, and then stepped it through one of each of the four different kinds of instructions. The output waveform is shown in Figure 5.1, with each generic register's and the data bus's outputs in hexadecimal and the instruction register's output in octal. As seen the first instruction processed is  $100_8$ , or  $001000000_2$ . This translates to a move immediate into register zero. Notice at the next clock falling edge, the data at the DIN line,  $0005_{16}$ , is placed into register zero and done is asserted for a clock cycle. Likewise, the next instruction is  $010_8$ , or  $000001000_2$ , and at the next clock falling edge the data in register zero ( $0005_{16}$ ) is copied into register one and done is asserted for a clock cycle. Next comes  $210_2$ , or  $010001000_2$ . This is addition between registers one and zero. Notice in the next three clock cycles, register zero's output is stored in register A, the addition happens and is stored in register G, the value in register G is copied into register zero, and done is asserted for a clock cycle. Finally, the last instruction is  $310_8$ , or  $011001000_2$ . This is a subtraction of register zero from register one, stored in register one. This happens in the next

three clock cycles, very similarly to the previous instruction, and then done is asserted for a clock cycle. Once the simulation verified the circuit was functional, the code in A.5.1.3 was sent to the board and sample instructions were entered with no issue. The test bench for the processor is seen in appendix A.5.2.1.



**Figure 5.1. Processor Simulation Waveform.**


## **Section 6: The Memory Circuit**

### **Section 6.A: Designing the Remaining Components**

Once the processor was deemed operational, the designer out of part one of the lab, into part two, and attention to the circuit in Figure I.2. Designing this circuit required the creation of two more VHDL files; one for a five bit counter and one for the memory component. Thankfully, both of these components were drastically simpler to implement than the processor.

Designing the five bit counter was relatively trivial, as it was almost the exact same as Register D from lab four, but even simpler. The counter was built with a low active, asynchronous reset, which initialized it to zero. Otherwise, the counter made use of an unsigned

signal in the architecture to simply add one to its' current count value and output it each clock cycle. A very tiny test bench was written to verify the counter effectively counted. All VHDL code for the five bit counter is seen in appendix A.6.1.1, the test bench is seen in appendix A.6.2.1, and the output waveform from simulation is seen in Figure 6.1. The output signal in Figure 6.1 is in binary.



**Figure 6.1. Counter Simulation Waveform.**

Designing the memory component to the main circuit was as easy as following the steps in the lab five instructions to create a read-only-memory component that was sixteen bits wide and thirty-two words deep in VHDL with the MegaWizard and drafting a .mif file. Once this was done, everything was ready to be mapped together. All VHDL code for the memory in the circuit is shown in appendix A.6.1.2 and the associated .mif file, inst\_mem.mif, is shown in appendix A.6.1.3.

## **Section 6.B: Designing the Overall Circuit**

Thankfully, at this point in the lab, everything was built, so the only thing left to do was connect it all together. The remaining VHDL file, Lab5\_Main.vhdl, does exactly that and outputs each register's value for verification in simulation. Just like in the processor VHDL code, one last VHDL file, Lab5b.vhdl, was created to map the main circuit to the specified switches, keys, and LEDs on the Altera Boards. Note that two clocks are used in the circuit to simplify testing the circuit on the board, but they are clocked at the same frequency in simulation. All VHDL code for the main circuit is seen in appendix A.6.1.4 and all VHDL code that maps the main circuit to the board is seen in appendix A.6.1.5.

## **Section 6.C: Testing the Overall Circuit**

Testing the overall circuit was even easier than testing the standalone processor, since all of the instructions were already contained in the memory component and automatically sent to the processor by the counter. The only thing necessary to do in the test bench was test the reset signal, set run and reset high, and watch the magic happen. Figure 6.2 shows the simulation



Slow 1200mV 85C Model Setup: 'clk'							
	Slack	From Node	To Node	Launch Clock	Latch Clock	Relationship	Clock Skew
1	-8.800	Lab5_Ctrl:Ctrl state.B	Lab5_Reg:RegG output[15]	clk	clk	5.000	-0.049
2	-8.649	Lab5_Ctrl:Ctrl state.C	Lab5_Reg:RegG output[15]	clk	clk	5.000	-0.049
3	-8.565	Lab5_Ctrl:Ctrl state.B	Lab5_Reg:RegG output[13]	clk	clk	5.000	-0.036
4	-8.423	Lab5_Ctrl:Ctrl state.B	Lab5_Reg:RegG output[14]	clk	clk	5.000	-0.049
5	-8.414	Lab5_Ctrl:Ctrl state.C	Lab5_Reg:RegG output[13]	clk	clk	5.000	-0.036
6	-8.272	Lab5_Ctrl:Ctrl state.C	Lab5_Reg:RegG output[14]	clk	clk	5.000	-0.049
7	-8.083	Lab5_Ctrl:Ctrl state.B	Lab5_Reg:RegG output[14]~_Duplicate_1	clk	clk	5.000	0.003
8	-7.932	Lab5_Ctrl:Ctrl state.C	Lab5_Reg:RegG output[14]~_Duplicate_1	clk	clk	5.000	0.003
9	-7.786	Lab5_Ctrl:Ctrl state.B	Lab5_Reg:RegG output[11]	clk	clk	5.000	-0.040
10	-7.718	Lab5_Ctrl:Ctrl state.B	Lab5_Reg:RegG output[15]~_Duplicate_1	clk	clk	5.000	0.003
11	-7.695	Lab5_Ctrl:Ctrl state.B	Lab5_Reg:RegG output[13]~_Duplicate_1	clk	clk	5.000	0.016
12	-7.656	Lab5_Ctrl:Ctrl state.B	Lab5_Reg:RegG output[12]	clk	clk	5.000	-0.049
13	-7.635	Lab5_Ctrl:Ctrl state.C	Lab5_Reg:RegG output[11]	clk	clk	5.000	-0.040
14	-7.567	Lab5_Ctrl:Ctrl state.C	Lab5_Reg:RegG output[15]~_Duplicate_1	clk	clk	5.000	0.003
15	-7.544	Lab5_Ctrl:Ctrl state.D	Lab5_Reg:RegG output[15]	clk	clk	5.000	-0.049
16	-7.544	Lab5_Ctrl:Ctrl state.C	Lab5_Reg:RegG output[13]~_Duplicate_1	clk	clk	5.000	0.016
17	-7.505	Lab5_Ctrl:Ctrl state.C	Lab5_Reg:RegG output[12]	clk	clk	5.000	-0.049
18	-7.448	Lab5_Ctrl:Ctrl state.B	Lab5_Reg:RegG output[11]~_Duplicate_1	clk	clk	5.000	0.012
19	-7.309	Lab5_Ctrl:Ctrl state.D	Lab5_Reg:RegG output[13]	clk	clk	5.000	-0.036
20	-7.297	Lab5_Ctrl:Ctrl state.C	Lab5_Reg:RegG output[11]~_Duplicate_1	clk	clk	5.000	0.012
21	-7.167	Lab5_Ctrl:Ctrl state.D	Lab5_Reg:RegG output[14]	clk	clk	5.000	-0.049
22	-7.034	Lab5_Ctrl:Ctrl state.B	Lab5_Reg:RegG output[10]	clk	clk	5.000	-0.028
23	-6.883	Lab5_Ctrl:Ctrl state.C	Lab5_Reg:RegG output[10]	clk	clk	5.000	-0.028
24	-6.870	Lab5_Ctrl:Ctrl state.B	Lab5_Reg:RegG output[9]	clk	clk	5.000	-0.036
25	-6.827	Lab5_Ctrl:Ctrl state.D	Lab5_Reg:RegG output[14]~_Duplicate_1	clk	clk	5.000	0.003
26	-6.790	Lab5_Ctrl:Ctrl state.B	Lab5_Reg:RegG output[12]~_Duplicate_1	clk	clk	5.000	0.003
27	-6.719	Lab5_Ctrl:Ctrl state.C	Lab5_Reg:RegG output[9]	clk	clk	5.000	-0.036

**Figure C.1. TimeQuest Output for Processing Circuit.**

The time it takes to clear the combinational logic in the critical path is the bottleneck on how fast the circuit can be clocked on a physical board. As a critical path is nothing more than sequential combinational logic, and there is no feedback in this circuit's critical path from the controller to register G, the best way to eliminate it is to introduce D Flip-Flops periodically through the combinational logic to reduce the amount of sequential combinational logic. For instance, D Flip-Flops can be inserted between every multiplexer in the multiplexer macro and every full adder in the ALU.

Overall, this lab reinforced the importance of modular testing and organization. Crafting the circuit in Figure I.2 would not have been possible without taking the design a component at a time. It taught a great deal about synchronization, as components that are controlled by one component cannot be clocked on the same clock edge as it without undesirable, random behavior. It allowed the designer to revisit basic circuits from introductory digital logic classes and see how they are used in higher-level circuits. It gave an introduction to using TimeQuest Timing Analyzer and tied into concepts from lecture dealing with critical paths through circuits. Lastly, and by no means least, this lab created a circuit that would be practical for real implementation in a computer, and gave a small taste of what higher-level circuit design is like, which is truly amazing.



## References

- [1] M. Smith. *ECE327 Digital System Design, Lab 5: Simple Processor*. [Online]. Available: [https://bb.clemson.edu/bbcswebdav/pid-1909146-dt-content-rid-22214111\\_2/courses/smithmc-ece-327-DSD/Lab5\\_Processor%282%29.pdf](https://bb.clemson.edu/bbcswebdav/pid-1909146-dt-content-rid-22214111_2/courses/smithmc-ece-327-DSD/Lab5_Processor%282%29.pdf)

## **APPENDIX**

### **Appendix A.1: The Registers**

#### **A.1.1.1: Generic Register VHDL Code**

```

1  -- Ryan Barker --
10
11  LIBRARY ieee;
12  USE ieee.std_logic_1164.all;
13
14  -- Declare Generic Register Entity --
15  ENTITY Lab5_Reg IS
16      GENERIC (N : INTEGER := 16);
17      PORT (input : IN std_logic_vector(N - 1 DOWNTO 0);
18            reset : IN std_logic;
19            load  : IN std_logic;
20            clk   : IN std_logic;
21            output : OUT std_logic_vector(N - 1 DOWNTO 0));
22  END Lab5_Reg;
23
24  -- Architecture of Generic Register Entity --
25  ARCHITECTURE Lab5_Reg_B OF Lab5_Reg IS
26  BEGIN
27      initialize: PROCESS (clk, reset)
28      BEGIN
29          IF(reset = '0') THEN
30              -- Low active reset --
31              zeroes: FOR i IN 0 TO N - 1 LOOP
32                  output(i) <= '0';
33              END LOOP;
34          ELSIF(falling_edge(clk) AND load = '1') THEN
35              -- Load input into register --
36              output <= input;
37          END IF;
38      END PROCESS initialize;
39  END Lab5_Reg_B;

```

### A.1.1.2: Instruction Register VHDL Code

```

1  ---- Ryan Barker --
9
10  LIBRARY ieee;
11  USE ieee.std_logic_1164.all;
12
13  -- Declare Generic Register Entity --
14  ENTITY Lab5_IR IS
15      GENERIC (N : INTEGER := 9);
16      PORT (input : IN std_logic_vector(N - 1 DOWNTO 0);
17            reset : IN std_logic;
18            load  : IN std_logic;
19            clk   : IN std_logic;
20            output : OUT std_logic_vector(N - 1 DOWNTO 0));
21  END Lab5_IR;
22
23  -- Architecture of Generic Register Entity --
24  ARCHITECTURE Lab5_IR_B OF Lab5_IR IS
25  BEGIN
26      initialize: PROCESS (clk, reset)
27      BEGIN
28          IF(reset = '0') THEN
29              -- Low active reset --
30              zeroes: FOR i IN 0 TO N - 1 LOOP
31                  output(i) <= '0';
32              END LOOP;
33          ELSIF(falling_edge(clk) AND load = '1') THEN
34              -- Load input into register --
35              output <= input;
36          END IF;
37      END PROCESS initialize;
38  END Lab5_IR_B;

```

### A.1.2.1: Generic Register Test Bench

```

28  LIBRARY ieee;
29  USE ieee.std_logic_1164.all;
30
31  ENTITY Lab5_Reg_vhd_tst IS
32  END Lab5_Reg_vhd_tst;
33  ARCHITECTURE Lab5_Reg_arch OF Lab5_Reg_vhd_tst IS
34  -- constants
35  -- signals
36  SIGNAL clk : STD_LOGIC;
37  SIGNAL input : STD_LOGIC_VECTOR(15 DOWNTO 0);
38  SIGNAL load : STD_LOGIC;
39  SIGNAL output : STD_LOGIC_VECTOR(15 DOWNTO 0);
40  SIGNAL reset : STD_LOGIC;
41  COMPONENT Lab5_Reg
42  PORT (
43      clk : IN STD_LOGIC;
44      input : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
45      load : IN STD_LOGIC;
46      output : OUT STD_LOGIC_VECTOR(15 DOWNTO 0);
47      reset : IN STD_LOGIC
48  );
49  END COMPONENT;
50  BEGIN
51      i1 : Lab5_Reg
52      PORT MAP (
53          -- list connections between master ports and signals
54          clk => clk,
55          input => input,
56          load => load,
57          output => output,
58          reset => reset
59      );
60      init : PROCESS
61          -- variable declarations
62          BEGIN
63              -- Initializations --
64              input <= "1111111111111111";
65              load <= '1';
66              reset <= '0'; wait for 10 ps;
67              reset <= '1'; wait for 10 ps;
68              input <= "0000000000000000";
69              load <= '0'; wait for 10 ps;
70              load <= '1'; wait for 10 ps;
71              load <= '0';
72          WAIT;
73      END PROCESS init;
74      always : PROCESS
75          -- optional sensitivity list
76          -- (
77          -- variable declarations
78          BEGIN
79              -- code executes for every event on sensitivity list
80          WAIT;
81      END PROCESS always;
82
83      falling_clock : PROCESS
84      BEGIN
85          clk <= '1'; wait for 5 ps;
86          clk <= '0'; wait for 5 ps;
87      END PROCESS falling_clock;
88  END Lab5_Reg_arch;

```

### A.1.2.2: Instruction Register Test Bench

```

28  LIBRARY ieee;
29  USE ieee.std_logic_1164.all;
30
31  ENTITY Lab5_IR_vhd_tst IS
32  END Lab5_IR_vhd_tst;
33  ARCHITECTURE Lab5_IR_arch OF Lab5_IR_vhd_tst IS
34  -- constants
35  -- signals
36  SIGNAL clk : STD_LOGIC;
37  SIGNAL input : STD_LOGIC_VECTOR(8 DOWNTO 0);
38  SIGNAL load : STD_LOGIC;
39  SIGNAL output : STD_LOGIC_VECTOR(8 DOWNTO 0);
40  SIGNAL reset : STD_LOGIC;
41  COMPONENT Lab5_IR
42  PORT (
43      clk : IN STD_LOGIC;
44      input : IN STD_LOGIC_VECTOR(8 DOWNTO 0);
45      load : IN STD_LOGIC;
46      output : BUFFER STD_LOGIC_VECTOR(8 DOWNTO 0);
47      reset : IN STD_LOGIC
48  );
49  END COMPONENT;
50  BEGIN
51      i1 : Lab5_IR
52      PORT MAP (
53          -- list connections between master ports and signals
54          clk => clk,
55          input => input,
56          load => load,
57          output => output,
58          reset => reset
59      );
60      init : PROCESS
61          -- variable declarations
62      BEGIN
63          -- Initializations --
64          input <= "111111111";
65          load <= '1';
66          reset <= '0'; wait for 10 ps;
67          reset <= '1'; wait for 10 ps;
68          input <= "000000000";
69          load <= '0'; wait for 10 ps;
70          load <= '1'; wait for 10 ps;
71          load <= '0';
72      WAIT;
73      END PROCESS init;
74      always : PROCESS
75          -- optional sensitivity list
76          -- (
77          -- variable declarations
78      BEGIN
79          -- code executes for every event on sensitivity list
80      WAIT;
81      END PROCESS always;
82
83      falling_clock : PROCESS
84      BEGIN
85          clk <= '1'; wait for 5 ps;
86          clk <= '0'; wait for 5 ps;
87      END PROCESS falling_clock;
88  END Lab5_IR_arch;

```

## Appendix A.2: The Multiplexer Macro

## A.2.1: Multiplexer Macro VHDL Code

```

1  ---- Ryan Barker --
10  LIBRARY ieee;
11  USE ieee.std_logic_1164.all;
12
13  -- Declare Multiplexer Entity --
14  ENTITY Lab5_Mux IS
15      GENERIC (N : INTEGER := 16);
16      PORT (reg0_in  : IN std_logic_vector(N - 1 DOWNTO 0);
17            reg1_in  : IN std_logic_vector(N - 1 DOWNTO 0);
18            reg2_in  : IN std_logic_vector(N - 1 DOWNTO 0);
19            reg3_in  : IN std_logic_vector(N - 1 DOWNTO 0);
20            reg4_in  : IN std_logic_vector(N - 1 DOWNTO 0);
21            reg5_in  : IN std_logic_vector(N - 1 DOWNTO 0);
22            reg6_in  : IN std_logic_vector(N - 1 DOWNTO 0);
23            reg7_in  : IN std_logic_vector(N - 1 DOWNTO 0);
24            data_in   : IN std_logic_vector(N - 1 DOWNTO 0);
25            adder_in  : IN std_logic_vector(N - 1 DOWNTO 0);
26            reg0_out  : IN std_logic;
27            reg1_out  : IN std_logic;
28            reg2_out  : IN std_logic;
29            reg3_out  : IN std_logic;
30            reg4_out  : IN std_logic;
31            reg5_out  : IN std_logic;
32            reg6_out  : IN std_logic;
33            reg7_out  : IN std_logic;
34            data_out   : IN std_logic;
35            adder_out  : IN std_logic;
36            output     : BUFFER std_logic_vector(N - 1 DOWNTO 0));
37  END Lab5_Mux;
38
39  -- Architecture of Multiplexer Entity --
40  ARCHITECTURE Lab5_Mux_B OF Lab5_Mux IS
41      BEGIN
42          multiplex: PROCESS (reg0_in, reg1_in, reg2_in, reg3_in, reg4_in,
43                            reg5_in, reg6_in, reg7_in, data_in, adder_in,
44                            reg0_out, reg1_out, reg2_out, reg3_out, reg4_out,
45                            reg5_out, reg6_out, reg7_out, data_out, adder_out)
46          BEGIN
47              IF (reg0_out = '1') THEN
48                  output <= reg0_in;
49              ELSIF (reg1_out = '1') THEN
50                  output <= reg1_in;
51              ELSIF (reg2_out = '1') THEN
52                  output <= reg2_in;
53              ELSIF (reg3_out = '1') THEN
54                  output <= reg3_in;
55              ELSIF (reg4_out = '1') THEN
56                  output <= reg4_in;
57              ELSIF (reg5_out = '1') THEN
58                  output <= reg5_in;
59              ELSIF (reg6_out = '1') THEN
60                  output <= reg6_in;
61              ELSIF (reg7_out = '1') THEN
62                  output <= reg7_in;
63              ELSIF (data_out = '1') THEN
64                  output <= data_in;
65              ELSIF (adder_out = '1') THEN
66                  output <= adder_in;
67              ELSE
68                  -- If an output signal is not asserted --
69                  -- by the controller, output zeroes --
70                  zeroes: FOR i IN 0 TO N - 1 LOOP
71                      output(i) <= '0';
72                  END LOOP;
73              END IF;
74          END PROCESS multiplex;
75  END Lab5_Mux_B;

```

## A.2.2: Multiplexer Macro Test Bench



```

28  LIBRARY ieee;
29  USE ieee.std_logic_1164.all;
30
31  ENTITY Lab5_Mux_vhd_tst IS
32  END Lab5_Mux_vhd_tst;
33  ARCHITECTURE Lab5_Mux_arch OF Lab5_Mux_vhd_tst IS
34  -- constants
35  -- signals
36  SIGNAL adder_in : STD_LOGIC_VECTOR(15 DOWNTO 0);
37  SIGNAL adder_out : STD_LOGIC;
38  SIGNAL data_in : STD_LOGIC_VECTOR(15 DOWNTO 0);
39  SIGNAL data_out : STD_LOGIC;
40  SIGNAL output : STD_LOGIC_VECTOR(15 DOWNTO 0);
41  SIGNAL reg0_in : STD_LOGIC_VECTOR(15 DOWNTO 0);
42  SIGNAL reg0_out : STD_LOGIC;
43  SIGNAL reg1_in : STD_LOGIC_VECTOR(15 DOWNTO 0);
44  SIGNAL reg1_out : STD_LOGIC;
45  SIGNAL reg2_in : STD_LOGIC_VECTOR(15 DOWNTO 0);
46  SIGNAL reg2_out : STD_LOGIC;
47  SIGNAL reg3_in : STD_LOGIC_VECTOR(15 DOWNTO 0);
48  SIGNAL reg3_out : STD_LOGIC;
49  SIGNAL reg4_in : STD_LOGIC_VECTOR(15 DOWNTO 0);
50  SIGNAL reg4_out : STD_LOGIC;
51  SIGNAL reg5_in : STD_LOGIC_VECTOR(15 DOWNTO 0);
52  SIGNAL reg5_out : STD_LOGIC;
53  SIGNAL reg6_in : STD_LOGIC_VECTOR(15 DOWNTO 0);
54  SIGNAL reg6_out : STD_LOGIC;
55  SIGNAL reg7_in : STD_LOGIC_VECTOR(15 DOWNTO 0);
56  SIGNAL reg7_out : STD_LOGIC;
57  COMPONENT Lab5_Mux
58  PORT (
59      adder_in : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
60      adder_out : IN STD_LOGIC;
61      data_in : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
62      data_out : IN STD_LOGIC;
63      output : BUFFER STD_LOGIC_VECTOR(15 DOWNTO 0);
64      reg0_in : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
65      reg0_out : IN STD_LOGIC;
66      reg1_in : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
67      reg1_out : IN STD_LOGIC;
68      reg2_in : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
69      reg2_out : IN STD_LOGIC;
70      reg3_in : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
71      reg3_out : IN STD_LOGIC;
72      reg4_in : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
73      reg4_out : IN STD_LOGIC;
74      reg5_in : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
75      reg5_out : IN STD_LOGIC;
76      reg6_in : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
77      reg6_out : IN STD_LOGIC;
78      reg7_in : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
79      reg7_out : IN STD_LOGIC
80  );
81  END COMPONENT;

```

```

82 BEGIN
83     i1 : Lab5_Mux
84     PORT MAP (
85         -- list connections between master ports and signals
86         adder_in => adder_in,
87         adder_out => adder_out,
88         data_in => data_in,
89         data_out => data_out,
90         output => output,
91         reg0_in => reg0_in,
92         reg0_out => reg0_out,
93         reg1_in => reg1_in,
94         reg1_out => reg1_out,
95         reg2_in => reg2_in,
96         reg2_out => reg2_out,
97         reg3_in => reg3_in,
98         reg3_out => reg3_out,
99         reg4_in => reg4_in,
100        reg4_out => reg4_out,
101        reg5_in => reg5_in,
102        reg5_out => reg5_out,
103        reg6_in => reg6_in,
104        reg6_out => reg6_out,
105        reg7_in => reg7_in,
106        reg7_out => reg7_out
107    );
108    init : PROCESS
109        -- variable declarations
110        BEGIN
111            -- Initializations --
112            reg0_in <= "0000000000000000";
113            reg1_in <= "0000000000000001";
114            reg2_in <= "0000000000000010";
115            reg3_in <= "0000000000000100";
116            reg4_in <= "0000000000001000";
117            reg5_in <= "0000000000010000";
118            reg6_in <= "0000000001000000";
119            reg7_in <= "0000000010000000";
120            data_in <= "0000000010000000";
121            adder_in <= "0000000100000000";
122
123            -- Initial Control Lines --
124            reg0_out <= '1';
125            reg1_out <= '0';
126            reg2_out <= '0';
127            reg3_out <= '0';
128            reg4_out <= '0';
129            reg5_out <= '0';
130            reg6_out <= '0';
131            reg7_out <= '0';
132            data_out <= '0';
133            adder_out <= '0'; wait for 10 ps;
134
135            -- Toggle Control Lines --
136            reg0_out <= '0';
137            reg1_out <= '1';
138            reg2_out <= '0';

```



```

139     reg3_out <= '0';
140     reg4_out <= '0';
141     reg5_out <= '0';
142     reg6_out <= '0';
143     reg7_out <= '0';
144     data_out <= '0';
145     adder_out <= '0'; wait for 10 ps;
146
147     reg0_out <= '0';
148     reg1_out <= '0';
149     reg2_out <= '1';
150     reg3_out <= '0';
151     reg4_out <= '0';
152     reg5_out <= '0';
153     reg6_out <= '0';
154     reg7_out <= '0';
155     data_out <= '0';
156     adder_out <= '0'; wait for 10 ps;
157
158     reg0_out <= '0';
159     reg1_out <= '0';
160     reg2_out <= '0';
161     reg3_out <= '1';
162     reg4_out <= '0';
163     reg5_out <= '0';
164     reg6_out <= '0';
165     reg7_out <= '0';
166     data_out <= '0';
167     adder_out <= '0'; wait for 10 ps;
168
169     reg0_out <= '0';
170     reg1_out <= '0';
171     reg2_out <= '0';
172     reg3_out <= '0';
173     reg4_out <= '1';
174     reg5_out <= '0';
175     reg6_out <= '0';
176     reg7_out <= '0';
177     data_out <= '0';
178     adder_out <= '0'; wait for 10 ps;
179
180     reg0_out <= '0';
181     reg1_out <= '0';
182     reg2_out <= '0';
183     reg3_out <= '0';
184     reg4_out <= '0';
185     reg5_out <= '1';
186     reg6_out <= '0';
187     reg7_out <= '0';
188     data_out <= '0';
189     adder_out <= '0'; wait for 10 ps;
190
191     reg0_out <= '0';
192     reg1_out <= '0';
193     reg2_out <= '0';
194     reg3_out <= '0';
195     reg4_out <= '0';

```

```

196     reg5_out <= '0';
197     reg6_out <= '1';
198     reg7_out <= '0';
199     data_out <= '0';
200     adder_out <= '0'; wait for 10 ps;
201
202     reg0_out <= '0';
203     reg1_out <= '0';
204     reg2_out <= '0';
205     reg3_out <= '0';
206     reg4_out <= '0';
207     reg5_out <= '0';
208     reg6_out <= '0';
209     reg7_out <= '1';
210     data_out <= '0';
211     adder_out <= '0'; wait for 10 ps;
212
213     reg0_out <= '0';
214     reg1_out <= '0';
215     reg2_out <= '0';
216     reg3_out <= '0';
217     reg4_out <= '0';
218     reg5_out <= '0';
219     reg6_out <= '0';
220     reg7_out <= '0';
221     data_out <= '1';
222     adder_out <= '0'; wait for 10 ps;
223
224     reg0_out <= '0';
225     reg1_out <= '0';
226     reg2_out <= '0';
227     reg3_out <= '0';
228     reg4_out <= '0';
229     reg5_out <= '0';
230     reg6_out <= '0';
231     reg7_out <= '0';
232     data_out <= '0';
233     adder_out <= '1'; wait for 10 ps;
234
235     reg0_out <= '0';
236     reg1_out <= '0';
237     reg2_out <= '0';
238     reg3_out <= '0';
239     reg4_out <= '0';
240     reg5_out <= '0';
241     reg6_out <= '0';
242     reg7_out <= '0';
243     data_out <= '0';
244     adder_out <= '0';
245 WAIT;
246 END PROCESS init;
247 always : PROCESS
248 -- optional sensitivity list
249 -- (
250 -- variable declarations
251 BEGIN
252     -- code executes for every event on sensitivity list
253 WAIT;
254 END PROCESS always;
255 END Lab5_Mux_arch;
256

```

## Appendix A.3: The ALU

### A.3.1: ALU VHDL Code

```
1  -- Ryan Barker --
11
12  LIBRARY ieee;
13  USE ieee.std_logic_1164.all;
14
15  -- Declare One Bit Full Adder Entity --
16  ENTITY One_Bit_Full_Adder IS
17  PORT (a,b      : IN std_logic;
18        c_in     : IN std_logic;
19        sum       : OUT std_logic;
20        c_out     : OUT std_logic);
21  END One_Bit_Full_Adder;
22
23  -- Architecture of One Bit Full_Adder Entity --
24  ARCHITECTURE One_Bit_Full_Adder_B OF One_Bit_Full_Adder IS
25  BEGIN
26      sum <= a XOR b XOR c_in;
27      c_out <= (a AND b) OR (c_in AND (a XOR b));
28  END One_Bit_Full_Adder_B;
29
30  LIBRARY ieee;
31  USE ieee.std_logic_1164.all;
32
33  -- Declare Adder Entity --
34  ENTITY Lab5_AddSub IS
35  GENERIC (N : INTEGER := 16);
36  PORT (in1   : IN std_logic_vector(N - 1 DOWNT0 0);
37        in2   : IN std_logic_vector(N - 1 DOWNT0 0);
38        mode  : IN std_logic;
39        sum    : OUT std_logic_vector(N - 1 DOWNT0 0);
40        c_out  : OUT std_logic);
41  END Lab5_AddSub;
42
43  -- Architecture of Adder Entity --
44  ARCHITECTURE Lab5_AddSub_B OF Lab5_AddSub IS
45      SIGNAL carries : std_logic_vector(N DOWNT0 0);
46      SIGNAL xors    : std_logic_vector(N - 1 DOWNT0 0);
47  COMPONENT One_Bit_Full_Adder
48  PORT (a,b      : IN std_logic;
49        c_in     : IN std_logic;
50        sum       : OUT std_logic;
51        c_out     : OUT std_logic);
52  END COMPONENT;
53  BEGIN
54      carries(0) <= mode;
55      c_out <= carries(N);
56
57      Gen_Adder : FOR i IN 0 to N - 1 GENERATE
58          xors(i) <= in2(i) XOR mode;
59
60          AdderX : One_Bit_Full_Adder
61          PORT MAP (a=>in1(i), b=>xors(i), c_in=>carries(i), sum=>sum(i), c_out=>carries(i + 1));
62      END GENERATE Gen_Adder;
63  END Lab5_AddSub_B;
```

### A.3.2: ALU Test Bench


```

28  LIBRARY ieee;
29  USE ieee.std_logic_1164.all;
30
31  ENTITY Lab5_AddSub_vhd_tst IS
32  END Lab5_AddSub_vhd_tst;
33  ARCHITECTURE Lab5_AddSub_arch OF Lab5_AddSub_vhd_tst IS
34  -- constants
35  -- signals
36  SIGNAL c_out : STD_LOGIC;
37  SIGNAL in1 : STD_LOGIC_VECTOR(15 DOWNTO 0);
38  SIGNAL in2 : STD_LOGIC_VECTOR(15 DOWNTO 0);
39  SIGNAL mode : STD_LOGIC;
40  SIGNAL sum : STD_LOGIC_VECTOR(15 DOWNTO 0);
41  COMPONENT Lab5_AddSub
42  PORT (
43    c_out : BUFFER STD_LOGIC;
44    in1 : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
45    in2 : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
46    mode : IN STD_LOGIC;
47    sum : BUFFER STD_LOGIC_VECTOR(15 DOWNTO 0)
48  );
49  END COMPONENT;
50  BEGIN
51    i1 : Lab5_AddSub
52    PORT MAP (
53      -- list connections between master ports and signals
54      c_out => c_out,
55      in1 => in1,
56      in2 => in2,
57      mode => mode,
58      sum => sum
59    );
60    init : PROCESS
61      -- variable declarations
62      BEGIN
63        -- Initializations --
64        in1 <= "0000000000000001";
65        in2 <= "0000000000000001";
66
67        -- Toggle mode --
68        mode <= '0'; wait for 10 ps;
69        mode <= '1'; wait for 10 ps;
70
71        in1 <= "1111111111111111";
72        in2 <= "0000000000000001";
73        mode <= '0'; wait for 10 ps;
74        mode <= '1'; wait for 10 ps;
75
76        in1 <= "0101010101010100";
77        in2 <= "0000000000000001";
78        mode <= '0'; wait for 10 ps;
79        mode <= '1';
80      WAIT;
81    END PROCESS init;
82
83    always : PROCESS
84      -- optional sensitivity list
85      -- (
86      -- variable declarations
87      BEGIN
88        -- code executes for every event on sensitivity list
89        WAIT;
90      END PROCESS always;
91  END Lab5_AddSub_arch;

```

## Appendix A.4: FSM Controller and Remaining Components

### A.4.1.1: Controller ASM Chart



### A.4.1.2: Controller VHDL Code

```

1  -- Ryan Barker --
2
3  LIBRARY ieee;
4  USE ieee.std_logic_1164.all;
5
6  -- Declare controller (state machine) --
7  ENTITY Lab5_Ctrl IS
8  PORT (IR      : IN std_logic_vector(8 DOWNTO 0);
9        Run     : IN std_logic;
10       Resetn  : IN std_logic;
11       Clk     : IN std_logic;
12       DecX0   : IN std_logic;
13       DecX1   : IN std_logic;
14       DecX2   : IN std_logic;
15       DecX3   : IN std_logic;
16       DecX4   : IN std_logic;
17       DecX5   : IN std_logic;
18       DecX6   : IN std_logic;
19       DecX7   : IN std_logic;
20       DecY0   : IN std_logic;
21       DecY1   : IN std_logic;
22       DecY2   : IN std_logic;
23       DecY3   : IN std_logic;
24       DecY4   : IN std_logic;
25       DecY5   : IN std_logic;
26       DecY6   : IN std_logic;
27       DecY7   : IN std_logic;
28       IR_in   : OUT std_logic;
29       R0_out  : OUT std_logic;
30       R1_out  : OUT std_logic;
31       R2_out  : OUT std_logic;
32       R3_out  : OUT std_logic;
33       R4_out  : OUT std_logic;
34       R5_out  : OUT std_logic;
35       R6_out  : OUT std_logic;
36       R7_out  : OUT std_logic;
37       G_out   : OUT std_logic;
38       DIN_out : OUT std_logic;
39       R0_in   : OUT std_logic;
40       R1_in   : OUT std_logic;
41       R2_in   : OUT std_logic;
42       R3_in   : OUT std_logic;
43       R4_in   : OUT std_logic;
44       R5_in   : OUT std_logic;
45       R6_in   : OUT std_logic;
46       R7_in   : OUT std_logic;
47       A_in    : OUT std_logic;
48       S_in    : OUT std_logic;
49       AddSub  : OUT std_logic;
50       Done    : OUT std_logic;
51       DecX_out : OUT std_logic_vector(2 DOWNTO 0);
52       DecY_out : OUT std_logic_vector(2 DOWNTO 0));
53 END Lab5_Ctrl;

```

```

61
62 -- Architecture of controller (state machine) --
63 ARCHITECTURE Lab5_Ctrl_B OF Lab5_Ctrl IS
64     TYPE fsm_state IS (A, B, C, D);
65     SIGNAL state : fsm_state;
66 BEGIN
67     -- Send RX Value and RY Value to Decoders --
68     DecX_out <= IR(5 DOWNTO 3);
69     DecY_out <= IR(2 DOWNTO 0);
70
71     next_state: PROCESS (Resetn, Clk)
72     BEGIN
73         IF (Resetn = '0') THEN
74             -- Asynchronous Reset --
75             state <= A;
76         ELSEIF (rising_edge(Clk)) THEN
77             CASE state IS
78                 WHEN A =>
79                     -- Idle state (T0) --
80                     IF (Run = '1') THEN state <= B;
81                     ELSE state <= A;
82                     END IF;
83                 WHEN B =>
84                     -- Processing state 1 (T1) --
85                     IF (IR(8 DOWNTO 6) = "010" OR
86                        IR(8 DOWNTO 6) = "011") THEN
87                         state <= C;
88                     ELSE state <= A;
89                     END IF;
90                 WHEN C =>
91                     -- Processing state 2 (T2) --
92                     state <= D;
93                 WHEN D =>
94                     -- Processing state 3 (T3) --
95                     state <= A;
96             END CASE;
97         END IF;
98     END PROCESS next_state;
99
100     outputs: PROCESS (state, IR(8 DOWNTO 0), DecX0,
101                      DecX1, DecX2, DecX3, DecX4,
102                      DecX5, DecX6, DecX7, DecY0,
103                      DecY1, DecY2, DecY3, DecY4,
104                      DecY5, DecY6, DecY7)
105     BEGIN
106         CASE state IS
107             WHEN A =>
108                 -- Idle state outputs --
109                 IR_in <= '1';
110                 R0_out <= '0';
111                 R1_out <= '0';
112                 R2_out <= '0';
113                 R3_out <= '0';
114                 R4_out <= '0';
115                 R5_out <= '0';
116                 R6_out <= '0';
117                 R7_out <= '0';

```



```

118 G_out <= '0';
119 DIN_out <= '0';
120
121 R0_in <= '0';
122 R1_in <= '0';
123 R2_in <= '0';
124 R3_in <= '0';
125 R4_in <= '0';
126 R5_in <= '0';
127 R6_in <= '0';
128 R7_in <= '0';
129 A_in <= '0';
130 G_in <= '0';
131
132 AddSub <= '0';
133 Done <= '0';
134 WHEN B =>
135 -- The below are never asserted in this state --
136 IR_in <= '0';
137 G_out <= '0';
138 G_in <= '0';
139 AddSub <= '0';
140
141 -- Processing state 1 outputs--
142 IF (IR(8 DOWNTO 6) = "000") THEN
143 -- Command is RXX --
144
145 -- Use RY values --
146 R0_out <= DecY0;
147 R1_out <= DecY1;
148 R2_out <= DecY2;
149 R3_out <= DecY3;
150 R4_out <= DecY4;
151 R5_out <= DecY5;
152 R6_out <= DecY6;
153 R7_out <= DecY7;
154 DIN_out <= '0';
155
156 -- Use RX values --
157 R0_in <= DecX0;
158 R1_in <= DecX1;
159 R2_in <= DecX2;
160 R3_in <= DecX3;
161 R4_in <= DecX4;
162 R5_in <= DecX5;
163 R6_in <= DecX6;
164 R7_in <= DecX7;
165 A_in <= '0';
166
167 Done <= '1';
168 ELSIF (IR(8 DOWNTO 6) = "001") THEN
169 -- Command is RXX --
170 R0_out <= '0';
171 R1_out <= '0';
172 R2_out <= '0';
173 R3_out <= '0';
174 R4_out <= '0';

```

```

175 R5_out <= '0';
176 R6_out <= '0';
177 R7_out <= '0';
178 DIN_out <= '1';
179
180 -- Use RX Values--
181 R0_in <= DecX0;
182 R1_in <= DecX1;
183 R2_in <= DecX2;
184 R3_in <= DecX3;
185 R4_in <= DecX4;
186 R5_in <= DecX5;
187 R6_in <= DecX6;
188 R7_in <= DecX7;
189 A_in <= '0';
190
191 Done <= '1';
192 ELSIF (IR(8 DOWNTO 6) = "010" OR
193 IR(8 DOWNTO 6) = "011") THEN
194 -- Command is add/subtract --
195
196 -- Use RX Values --
197 R0_out <= DecX0;
198 R1_out <= DecX1;
199 R2_out <= DecX2;
200 R3_out <= DecX3;
201 R4_out <= DecX4;
202 R5_out <= DecX5;
203 R6_out <= DecX6;
204 R7_out <= DecX7;
205 DIN_out <= '0';
206
207 R0_in <= '0';
208 R1_in <= '0';
209 R2_in <= '0';
210 R3_in <= '0';
211 R4_in <= '0';
212 R5_in <= '0';
213 R6_in <= '0';
214 R7_in <= '0';
215 A_in <= '1';
216
217 Done <= '0';
218 ELSE
219 -- Command is unsupported --
220 R0_out <= '0';
221 R1_out <= '0';
222 R2_out <= '0';
223 R3_out <= '0';
224 R4_out <= '0';
225 R5_out <= '0';
226 R6_out <= '0';
227 R7_out <= '0';
228 DIN_out <= '0';
229 R0_in <= '0';
230 R1_in <= '0';
231 R2_in <= '0';

```

```

232         R3_in <= '0';
233         R4_in <= '0';
234         R5_in <= '0';
235         R6_in <= '0';
236         R7_in <= '0';
237         A_in <= '0';
238         Done <= '0';
239     END IF;
240 WHEN C =>
241     -- Processing state 2 outputs
242     -- (for add/subtract) --
243
244     -- Use RY Values --
245     IR_in <= '0';
246     R0_out <= DecY0;
247     R1_out <= DecY1;
248     R2_out <= DecY2;
249     R3_out <= DecY3;
250     R4_out <= DecY4;
251     R5_out <= DecY5;
252     R6_out <= DecY6;
253     R7_out <= DecY7;
254     G_out <= '0';
255     DIN_out <= '0';
256
257     R0_in <= '0';
258     R1_in <= '0';
259     R2_in <= '0';
260     R3_in <= '0';
261     R4_in <= '0';
262     R5_in <= '0';
263     R6_in <= '0';
264     R7_in <= '0';
265     A_in <= '0';
266     G_in <= '1';
267
268     -- AddSub on if doing subtraction --
269     IF (IR(8 DOWNT0 6) = "011") THEN
270         AddSub <= '1';
271     ELSE AddSub <= '0';
272     END IF;
273     Done <= '0';
274 WHEN D =>
275     -- Processing state 3 outputs --
276     -- (for add/subtract) --
277     IR_in <= '0';
278     R0_out <= '0';
279     R1_out <= '0';
280     R2_out <= '0';
281     R3_out <= '0';
282     R4_out <= '0';
283     R5_out <= '0';
284     R6_out <= '0';
285     R7_out <= '0';
286     G_out <= '1';
287     DIN_out <= '0';
288
289     -- Use RX Values --
290     R0_in <= DecX0;
291     R1_in <= DecX1;
292     R2_in <= DecX2;
293     R3_in <= DecX3;
294     R4_in <= DecX4;
295     R5_in <= DecX5;
296     R6_in <= DecX6;
297     R7_in <= DecX7;
298     A_in <= '0';
299     G_in <= '0';
300
301     AddSub <= '0';
302     Done <= '1';
303 END CASE;
304 END PROCESS outputs;
305 END Lab5_Ctrl_B;

```



### A.4.1.3: 3-to-8 Decoder VHDL Code

```
1  +---- Ryan Barker ----
11
12  LIBRARY ieee;
13  USE ieee.std_logic_1164.all;
14
15  -- Declare Decoder Entity --
16  ENTITY Lab5_Decoder IS
17  PORT (input : IN std_logic_vector(2 DOWNTO 0);
18        out0  : OUT std_logic;
19        out1  : OUT std_logic;
20        out2  : OUT std_logic;
21        out3  : OUT std_logic;
22        out4  : OUT std_logic;
23        out5  : OUT std_logic;
24        out6  : OUT std_logic;
25        out7  : OUT std_logic);
26  END Lab5_Decoder;
27
28  -- Architecture of Decoder Entity --
29  ARCHITECTURE Lab5_Decoder_B OF Lab5_Decoder IS
30  BEGIN
31  Decode : PROCESS (input)
32  BEGIN
33      out0 <= NOT(input(2)) AND NOT(input(1)) AND NOT(input(0));
34      out1 <= NOT(input(2)) AND NOT(input(1)) AND input(0);
35      out2 <= NOT(input(2)) AND input(1) AND NOT(input(0));
36      out3 <= NOT(input(2)) AND input(1) AND input(0);
37      out4 <= input(2) AND NOT(input(1)) AND NOT(input(0));
38      out5 <= input(2) AND NOT(input(1)) AND input(0);
39      out6 <= input(2) AND input(1) AND NOT(input(0));
40      out7 <= input(2) AND input(1) AND input(0);
41  END PROCESS Decode;
42  END Lab5_Decoder_B;
```

### A.4.2.1: 3-to-8 Decoder Test Bench

```
28  LIBRARY ieee;
29  USE ieee.std_logic_1164.all;
30
31  ENTITY Lab5_Decoder_vhd_tst IS
32  END Lab5_Decoder_vhd_tst;
33  ARCHITECTURE Lab5_Decoder_arch OF Lab5_Decoder_vhd_tst IS
34  -- constants
35  -- signals
36  SIGNAL input : STD_LOGIC_VECTOR(2 DOWNTO 0);
37  SIGNAL out0 : STD_LOGIC;
38  SIGNAL out1 : STD_LOGIC;
39  SIGNAL out2 : STD_LOGIC;
40  SIGNAL out3 : STD_LOGIC;
41  SIGNAL out4 : STD_LOGIC;
42  SIGNAL out5 : STD_LOGIC;
43  SIGNAL out6 : STD_LOGIC;
44  SIGNAL out7 : STD_LOGIC;
45  COMPONENT Lab5_Decoder
46  PORT (
47      input : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
48      out0  : OUT STD_LOGIC;
49      out1  : OUT STD_LOGIC;
50      out2  : OUT STD_LOGIC;
51      out3  : OUT STD_LOGIC;
52      out4  : OUT STD_LOGIC;
53      out5  : OUT STD_LOGIC;
54      out6  : OUT STD_LOGIC;
55      out7  : OUT STD_LOGIC
56  );
57  END COMPONENT;
```

```

58 BEGIN
59     il : Lab5_Decoder
60     PORT MAP (
61         -- list connections between master ports and signals
62         input => input,
63         out0 => out0,
64         out1 => out1,
65         out2 => out2,
66         out3 => out3,
67         out4 => out4,
68         out5 => out5,
69         out6 => out6,
70         out7 => out7
71     );
72 init : PROCESS
73     -- variable declarations
74 BEGIN
75     -- code that executes only once
76     input <= "000"; wait for 10 ps;
77     input <= "001"; wait for 10 ps;
78     input <= "010"; wait for 10 ps;
79     input <= "011"; wait for 10 ps;
80     input <= "100"; wait for 10 ps;
81     input <= "101"; wait for 10 ps;
82     input <= "110"; wait for 10 ps;
83     input <= "111";
84 WAIT;
85 END PROCESS init;
86 always : PROCESS
87     -- optional sensitivity list
88     -- (
89     -- variable declarations
90 BEGIN
91     -- code executes for every event on sensitivity list
92 WAIT;
93 END PROCESS always;
94 END Lab5_Decoder_arch;
95

```

#### A.4.2.2: Controller Wrapper VHDL Code

```

1  Ryan Barker --
9
10 LIBRARY ieee;
11 USE ieee.std_logic_1164.all;
12
13 -- Declare Controller Test --
14 ENTITY Lab5_Ctrl_tst IS
15 PORT (IR_bits : IN std_logic_vector(8 DOWNTO 0);
16       Run      : IN std_logic;
17       Resetn   : IN std_logic;
18       Clk      : IN std_logic;
19       R0_out   : OUT std_logic;
20       R1_out   : OUT std_logic;
21       R2_out   : OUT std_logic;
22       R3_out   : OUT std_logic;
23       R4_out   : OUT std_logic;
24       R5_out   : OUT std_logic;
25       R6_out   : OUT std_logic;
26       R7_out   : OUT std_logic;
27       G_out    : OUT std_logic;
28       DIN_out  : OUT std_logic;
29       R0_in    : OUT std_logic;
30       R1_in    : OUT std_logic;
31       R2_in    : OUT std_logic;
32       R3_in    : OUT std_logic;
33       R4_in    : OUT std_logic;
34       R5_in    : OUT std_logic;
35       R6_in    : OUT std_logic;
36       R7_in    : OUT std_logic;
37       A_in     : OUT std_logic;
38       G_in     : OUT std_logic;
39       AddSub   : OUT std_logic;
40       Done     : OUT std_logic);
41 END Lab5_Ctrl_tst;

```

```

42
43 -- Architecture of Controller Test --
44 ARCHITECTURE Lab5_Ctrl_test_8 OF Lab5_Ctrl_test IS
45     SIGNAL IR_to_ctrl1 : std_logic_vector(8 DOWNTO 0);
46     SIGNAL IR_in : std_logic;
47     SIGNAL ctrl1_to_DecX : std_logic_vector(2 DOWNTO 0);
48     SIGNAL ctrl1_to_DecY : std_logic_vector(2 DOWNTO 0);
49     SIGNAL decX0, decX1, decX2, decX3, decX4, decX5,
50           decX6, decX7, decY0, decY1, decY2, decY3,
51           decY4, decY5, decY6, decY7 : std_logic;
52
53 COMPONENT Lab5_Ctrl1
54 PORT (IR      : IN std_logic_vector(8 DOWNTO 0);
55       Run      : IN std_logic;
56       Resetn    : IN std_logic;
57       Clk       : IN std_logic;
58       DecX0     : IN std_logic;
59       DecX1     : IN std_logic;
60       DecX2     : IN std_logic;
61       DecX3     : IN std_logic;
62       DecX4     : IN std_logic;
63       DecX5     : IN std_logic;
64       DecX6     : IN std_logic;
65       DecX7     : IN std_logic;
66       DecY0     : IN std_logic;
67       DecY1     : IN std_logic;
68       DecY2     : IN std_logic;
69       DecY3     : IN std_logic;
70       DecY4     : IN std_logic;
71       DecY5     : IN std_logic;
72       DecY6     : IN std_logic;
73       DecY7     : IN std_logic;
74       IR_in     : OUT std_logic;
75       R0_out    : OUT std_logic;
76       R1_out    : OUT std_logic;
77       R2_out    : OUT std_logic;
78       R3_out    : OUT std_logic;
79       R4_out    : OUT std_logic;
80       R5_out    : OUT std_logic;
81       R6_out    : OUT std_logic;
82       R7_out    : OUT std_logic;
83       G_out     : OUT std_logic;
84       DIN_out   : OUT std_logic;
85       R0_in     : OUT std_logic;
86       R1_in     : OUT std_logic;
87       R2_in     : OUT std_logic;
88       R3_in     : OUT std_logic;
89       R4_in     : OUT std_logic;
90       R5_in     : OUT std_logic;
91       R6_in     : OUT std_logic;
92       R7_in     : OUT std_logic;
93       A_in      : OUT std_logic;
94       G_in      : OUT std_logic;
95       AddSub    : OUT std_logic;
96       DecX_out  : OUT std_logic_vector(2 DOWNTO 0);
97       DecY_out  : OUT std_logic_vector(2 DOWNTO 0));
98

```

```

99 END COMPONENT;
100
101 COMPONENT Lab5_Decoder
102 PORT (input : IN std_logic_vector(2 DOWNTO 0);
103       out0  : OUT std_logic;
104       out1  : OUT std_logic;
105       out2  : OUT std_logic;
106       out3  : OUT std_logic;
107       out4  : OUT std_logic;
108       out5  : OUT std_logic;
109       out6  : OUT std_logic;
110       out7  : OUT std_logic);
111 END COMPONENT;
112
113 COMPONENT Lab5_IR
114 PORT (input : IN std_logic_vector(8 DOWNTO 0);
115       resetn : IN std_logic;
116       load   : IN std_logic;
117       clk    : IN std_logic;
118       output : OUT std_logic_vector(8 DOWNTO 0));
119 END COMPONENT;
120 BEGIN
121     Ctrl1: Lab5_Ctrl1
122     PORT MAP (IR      => IR_to_ctrl1,
123              Run      => Run,
124              Resetn    => Resetn,
125              Clk       => Clk,
126              DecX0     => decX0,
127              DecX1     => decX1,
128              DecX2     => decX2,
129              DecX3     => decX3,
130              DecX4     => decX4,
131              DecX5     => decX5,
132              DecX6     => decX6,
133              DecX7     => decX7,
134              DecY0     => decY0,
135              DecY1     => decY1,
136              DecY2     => decY2,
137              DecY3     => decY3,
138              DecY4     => decY4,
139              DecY5     => decY5,
140              DecY6     => decY6,
141              DecY7     => decY7,
142              IR_in     => IR_in,
143              R0_out    => R0_out,
144              R1_out    => R1_out,
145              R2_out    => R2_out,
146              R3_out    => R3_out,
147              R4_out    => R4_out,
148              R5_out    => R5_out,
149              R6_out    => R6_out,
150              R7_out    => R7_out,
151              G_out     => G_out,
152              DIN_out   => DIN_out,
153              R0_in     => R0_in,
154              R1_in     => R1_in,
155              R2_in     => R2_in,

```

```

156         R3_in => R3_in,
157         R4_in => R4_in,
158         R5_in => R5_in,
159         R6_in => R6_in,
160         R7_in => R7_in,
161         A_in  => A_in,
162         G_in  => G_in,
163         AddSub => AddSub,
164         Done   => Done,
165         DecX_out => ctrl_to_DecX,
166         DecY_out => ctrl_to_DecY;
167
168     DecX: Lab5_Decoder
169     PORT MAP (input => ctrl_to_DecX,
170              out0  => decX0,
171              out1  => decX1,
172              out2  => decX2,
173              out3  => decX3,
174              out4  => decX4,
175              out5  => decX5,
176              out6  => decX6,
177              out7  => decX7);
178
179     DecY: Lab5_Decoder
180     PORT MAP (input => ctrl_to_DecY,
181              out0  => decY0,
182              out1  => decY1,
183              out2  => decY2,
184              out3  => decY3,
185              out4  => decY4,
186              out5  => decY5,
187              out6  => decY6,
188              out7  => decY7);
189
190     IR: Lab5_IR
191     PORT MAP (input => IR_bits,
192              reset => Resetn,
193              load  => IR_in,
194              clk   => Clk,
195              output => IR_to_ctrl);
196
197 END Lab5_Ctrl_tst_B;

```

### A.4.2.3: Controller Wrapper Test Bench

```

28  LIBRARY ieee;
29  USE ieee.std_logic_1164.all;
30
31  ENTITY Lab5_Ctrl_tst_vhd_tst IS
32  END Lab5_Ctrl_tst_vhd_tst;
33  ARCHITECTURE Lab5_Ctrl_tst_arch OF Lab5_Ctrl_tst_vhd_tst IS
34  -- constants
35  -- signals
36  SIGNAL A_in : STD_LOGIC;
37  SIGNAL AddSub : STD_LOGIC;
38  SIGNAL Clk : STD_LOGIC;
39  SIGNAL DIN_out : STD_LOGIC;
40  SIGNAL Done : STD_LOGIC;
41  SIGNAL G_in : STD_LOGIC;
42  SIGNAL G_out : STD_LOGIC;
43  SIGNAL IR_bits : STD_LOGIC_VECTOR(8 DOWNTO 0);
44  SIGNAL R0_in : STD_LOGIC;
45  SIGNAL R0_out : STD_LOGIC;
46  SIGNAL R1_in : STD_LOGIC;
47  SIGNAL R1_out : STD_LOGIC;
48  SIGNAL R2_in : STD_LOGIC;
49  SIGNAL R2_out : STD_LOGIC;
50  SIGNAL R3_in : STD_LOGIC;
51  SIGNAL R3_out : STD_LOGIC;
52  SIGNAL R4_in : STD_LOGIC;
53  SIGNAL R4_out : STD_LOGIC;
54  SIGNAL R5_in : STD_LOGIC;
55  SIGNAL R5_out : STD_LOGIC;
56  SIGNAL R6_in : STD_LOGIC;
57  SIGNAL R6_out : STD_LOGIC;
58  SIGNAL R7_in : STD_LOGIC;
59  SIGNAL R7_out : STD_LOGIC;
60  SIGNAL Resetn : STD_LOGIC;
61  SIGNAL Run : STD_LOGIC;
62  COMPONENT Lab5_Ctrl_tst
63  PORT (
64      A_in : OUT STD_LOGIC;
65      AddSub : OUT STD_LOGIC;
66      Clk : IN STD_LOGIC;
67      DIN_out : OUT STD_LOGIC;
68      Done : OUT STD_LOGIC;
69      G_in : OUT STD_LOGIC;
70      G_out : OUT STD_LOGIC;
71      IR_bits : IN STD_LOGIC_VECTOR(8 DOWNTO 0);
72      R0_in : OUT STD_LOGIC;
73      R0_out : OUT STD_LOGIC;
74      R1_in : OUT STD_LOGIC;
75      R1_out : OUT STD_LOGIC;
76      R2_in : OUT STD_LOGIC;
77      R2_out : OUT STD_LOGIC;
78      R3_in : OUT STD_LOGIC;
79      R3_out : OUT STD_LOGIC;
80      R4_in : OUT STD_LOGIC;
81      R4_out : OUT STD_LOGIC;
82      R5_in : OUT STD_LOGIC;
83      R5_out : OUT STD_LOGIC;
84      R6_in : OUT STD_LOGIC;

```

```

85     R6_out : OUT STD_LOGIC;
86     R7_in : OUT STD_LOGIC;
87     R7_out : OUT STD_LOGIC;
88     Resetn : IN STD_LOGIC;
89     Run : IN STD_LOGIC
90 );
91 --END COMPONENT;
92 BEGIN
93     i1 : Lab5_Ctrl_tst
94     PORT MAP (
95         -- list connections between master ports and signals
96         A_in => A_in,
97         AddSub => AddSub,
98         Clk => Clk,
99         DIN_out => DIN_out,
100        Done => Done,
101        G_in => G_in,
102        G_out => G_out,
103        IR_bits => IR_bits,
104        R0_in => R0_in,
105        R0_out => R0_out,
106        R1_in => R1_in,
107        R1_out => R1_out,
108        R2_in => R2_in,
109        R2_out => R2_out,
110        R3_in => R3_in,
111        R3_out => R3_out,
112        R4_in => R4_in,
113        R4_out => R4_out,
114        R5_in => R5_in,
115        R5_out => R5_out,
116        R6_in => R6_in,
117        R6_out => R6_out,
118        R7_in => R7_in,
119        R7_out => R7_out,
120        Resetn => Resetn,
121        Run => Run
122    );
123    init : PROCESS
124        -- variable declarations
125    BEGIN
126        -- code that executes only once
127        Run <= '1';
128        IR_bits <= "000111000"; -- move 0 into 7
129        Resetn <= '0'; wait for 10 ps;
130        Resetn <= '1'; wait for 10 ps;
131        Run <= '0'; wait for 10 ps;
132        IR_bits <= "001101000"; -- mov into 5
133        Run <= '1'; wait for 10 ps;
134        IR_bits <= "101010101";
135        Run <= '0'; wait for 10 ps;
136        IR_bits <= "010001010"; -- add 1 and 2. Store 1.
137        Run <= '1'; wait for 10 ps;
138        Run <= '0'; wait for 30 ps;
139        IR_bits <= "011100001"; -- subtract 4 and 1. Store 4.
140        Run <= '1'; wait for 10 ps;
141        Run <= '0';

```


```

142    WAIT;
143 --END PROCESS init;
144    always : PROCESS
145        -- optional sensitivity list
146        -- (
147        -- variable declarations
148    BEGIN
149        -- code executes for every event on sensitivity list
150
151    WAIT;
152 --END PROCESS always;
153    clock : PROCESS
154    BEGIN
155        Clk <= '0'; wait for 5 ps;
156        Clk <= '1'; wait for 5 ps;
157 --END PROCESS clock;
158    END Lab5_Ctrl_tst_arch;
159

```

## Appendix A.5: The Processor

### A.5.1.1: The Processor in the RTL Viewer



### A.5.1.1.2: Processor VHDL Code

```
1  -- Ryan Barker --
2
3  LIBRARY ieee;
4  USE ieee.std_logic_1164.all;
5
6  -- Declare Controller Test --
7  ENTITY Lab5_Processor IS
8  GENERIC (N : INTEGER := 16);
9  PORT (DIN : IN std_logic_vector(N - 1 DOWNTO 0);
10       Run : IN std_logic;
11       Resetn : IN std_logic;
12       Clk : IN std_logic;
13       Data_Bus : BUFFER std_logic_vector(N - 1 DOWNTO 0);
14       InR : OUT std_logic_vector(8 DOWNTO 0);
15       R0 : OUT std_logic_vector(N - 1 DOWNTO 0);
16       R1 : OUT std_logic_vector(N - 1 DOWNTO 0);
17       R2 : OUT std_logic_vector(N - 1 DOWNTO 0);
18       R3 : OUT std_logic_vector(N - 1 DOWNTO 0);
19       R4 : OUT std_logic_vector(N - 1 DOWNTO 0);
20       R5 : OUT std_logic_vector(N - 1 DOWNTO 0);
21       R6 : OUT std_logic_vector(N - 1 DOWNTO 0);
22       R7 : OUT std_logic_vector(N - 1 DOWNTO 0);
23       RA : OUT std_logic_vector(N - 1 DOWNTO 0);
24       RG : OUT std_logic_vector(N - 1 DOWNTO 0);
25       Done : OUT std_logic);
26 END Lab5_Processor;
27
28 -- Architecture of Controller Test --
29 ARCHITECTURE Lab5_Processor_B OF Lab5_Processor IS
30 SIGNAL IR_to_ctrl : std_logic_vector(8 DOWNTO 0);
31 SIGNAL IR_in : std_logic;
32 SIGNAL ctrl1_DecX : std_logic_vector(2 DOWNTO 0);
33 SIGNAL ctrl1_DecY : std_logic_vector(2 DOWNTO 0);
34 SIGNAL decX0, decX1, decX2, decX3, decX4, decX5,
35       decX6, decX7, decY0, decY1, decY2, decY3,
36       decY4, decY5, decY6, decY7 : std_logic;
37 SIGNAL R0_out, R1_out, R2_out, R3_out, R4_out, R5_out, R6_out,
38       R7_out, G_out, DIN_out, R0_in, R1_in, R2_in, R3_in, R4_in,
39       R5_in, R6_in, R7_in, A_in, G_in, AddSub : std_logic;
40 SIGNAL R0_to_mux, R1_to_mux, R2_to_mux, R3_to_mux, R4_to_mux,
41       R5_to_mux, R6_to_mux, R7_to_mux, Adder_to_mux :
42       std_logic_vector(N - 1 DOWNTO 0);
43 SIGNAL RA_to_Adder, Adder_to_RG,
44       RG_to_mux : std_logic_vector(N - 1 DOWNTO 0);
45
46 COMPONENT Lab5_Ctrl
47 PORT (IR : IN std_logic_vector(8 DOWNTO 0);
48       Run : IN std_logic;
49       Resetn : IN std_logic;
50       Clk : IN std_logic;
51       DecX0 : IN std_logic;
52       DecX1 : IN std_logic;
53       DecX2 : IN std_logic;
54       DecX3 : IN std_logic;
55       DecX4 : IN std_logic;
56       DecX5 : IN std_logic;
57       DecX6 : IN std_logic;
```

```

64      DecX7 : IN std_logic;
65      DecY0 : IN std_logic;
66      DecT1 : IN std_logic;
67      DecF2 : IN std_logic;
68      DecY3 : IN std_logic;
69      DecY4 : IN std_logic;
70      DecY5 : IN std_logic;
71      DecY6 : IN std_logic;
72      DecY7 : IN std_logic;
73      IR_in  : OUT std_logic;
74      R0_out : OUT std_logic;
75      R1_out : OUT std_logic;
76      R2_out : OUT std_logic;
77      R3_out : OUT std_logic;
78      R4_out : OUT std_logic;
79      R5_out : OUT std_logic;
80      R6_out : OUT std_logic;
81      R7_out : OUT std_logic;
82      G_out  : OUT std_logic;
83      DIN_out : OUT std_logic;
84      R0_in  : OUT std_logic;
85      R1_in  : OUT std_logic;
86      R2_in  : OUT std_logic;
87      R3_in  : OUT std_logic;
88      R4_in  : OUT std_logic;
89      R5_in  : OUT std_logic;
90      R6_in  : OUT std_logic;
91      R7_in  : OUT std_logic;
92      A_in   : OUT std_logic;
93      G_in   : OUT std_logic;
94      AddSub : OUT std_logic;
95      Done   : OUT std_logic;
96      DecX_out : OUT std_logic_vector(2 DOWNTO 0);
97      DecY_out : OUT std_logic_vector(2 DOWNTO 0);
98  END COMPONENT;
99
100  COMPONENT Lab5_Decoder
101  PORT (input : IN std_logic_vector(2 DOWNTO 0);
102        out0  : OUT std_logic;
103        out1  : OUT std_logic;
104        out2  : OUT std_logic;
105        out3  : OUT std_logic;
106        out4  : OUT std_logic;
107        out5  : OUT std_logic;
108        out6  : OUT std_logic;
109        out7  : OUT std_logic);
110  END COMPONENT;
111
112  COMPONENT Lab5_IR
113  PORT (input : IN std_logic_vector(8 DOWNTO 0);
114        reset : IN std_logic;
115        load  : IN std_logic;
116        clk   : IN std_logic;
117        output : OUT std_logic_vector(8 DOWNTO 0));
118  END COMPONENT;
119
120  COMPONENT Lab5_Reg

```

```

121  PORT (input : IN std_logic_vector(N - 1 DOWNTO 0);
122        reset : IN std_logic;
123        load  : IN std_logic;
124        clk   : IN std_logic;
125        output : OUT std_logic_vector(N - 1 DOWNTO 0));
126  END COMPONENT;
127
128  COMPONENT Lab5_Mux
129  PORT (reg0_in : IN std_logic_vector(N - 1 DOWNTO 0);
130        reg1_in : IN std_logic_vector(N - 1 DOWNTO 0);
131        reg2_in : IN std_logic_vector(N - 1 DOWNTO 0);
132        reg3_in : IN std_logic_vector(N - 1 DOWNTO 0);
133        reg4_in : IN std_logic_vector(N - 1 DOWNTO 0);
134        reg5_in : IN std_logic_vector(N - 1 DOWNTO 0);
135        reg6_in : IN std_logic_vector(N - 1 DOWNTO 0);
136        reg7_in : IN std_logic_vector(N - 1 DOWNTO 0);
137        data_in : IN std_logic_vector(N - 1 DOWNTO 0);
138        adder_in : IN std_logic_vector(N - 1 DOWNTO 0);
139        reg0_out : IN std_logic;
140        reg1_out : IN std_logic;
141        reg2_out : IN std_logic;
142        reg3_out : IN std_logic;
143        reg4_out : IN std_logic;
144        reg5_out : IN std_logic;
145        reg6_out : IN std_logic;
146        reg7_out : IN std_logic;
147        data_out : IN std_logic;
148        adder_out : IN std_logic;
149        output : BUFFER std_logic_vector(N - 1 DOWNTO 0));
150  END COMPONENT;
151
152  COMPONENT Lab5_AddSub
153  PORT (in1 : IN std_logic_vector(N - 1 DOWNTO 0);
154        in2 : IN std_logic_vector(N - 1 DOWNTO 0);
155        mode : IN std_logic;
156        sum : OUT std_logic_vector(N - 1 DOWNTO 0);
157        c_out : OUT std_logic);
158  END COMPONENT;
159
160  BEGIN
161  -- Set reg outputs for view in simulation --
162  IR0 <= IR_to_ctrl;
163  R0 <= R0_to_mux;
164  R1 <= R1_to_mux;
165  R2 <= R2_to_mux;
166  R3 <= R3_to_mux;
167  R4 <= R4_to_mux;
168  R5 <= R5_to_mux;
169  R6 <= R6_to_mux;
170  R7 <= R7_to_mux;
171  RA <= RA_to_adder;
172  RG <= RG_to_mux;
173
174  Ctrl: Lab5_Ctrl
175  PORT MAP (IR      => IR_to_ctrl,
176           Run      => Run,
177           Resetn   => Resetn,
178           Clk      => Clk,

```

```

178     DecX0 => decX0,
179     DecX1 => decX1,
180     DecX2 => decX2,
181     DecX3 => decX3,
182     DecX4 => decX4,
183     DecX5 => decX5,
184     DecX6 => decX6,
185     DecX7 => decX7,
186     DecY0 => decY0,
187     DecY1 => decY1,
188     DecY2 => decY2,
189     DecY3 => decY3,
190     DecY4 => decY4,
191     DecY5 => decY5,
192     DecY6 => decY6,
193     DecY7 => decY7,
194     IR_in => IR_in,
195     R0_out => R0_out,
196     R1_out => R1_out,
197     R2_out => R2_out,
198     R3_out => R3_out,
199     R4_out => R4_out,
200     R5_out => R5_out,
201     R6_out => R6_out,
202     R7_out => R7_out,
203     G_out => G_out,
204     DIN_out => DIN_out,
205     R0_in => R0_in,
206     R1_in => R1_in,
207     R2_in => R2_in,
208     R3_in => R3_in,
209     R4_in => R4_in,
210     R5_in => R5_in,
211     R6_in => R6_in,
212     R7_in => R7_in,
213     A_in => A_in,
214     G_in => G_in,
215     AddSub => AddSub,
216     Done => Done,
217     DecX_out => ctrl_to_DecX,
218     DecY_out => ctrl_to_DecY);
219
220 DecX: Lab5_Decoder
221     PORT MAP (input => ctrl_to_DecX,
222               out0 => decX0,
223               out1 => decX1,
224               out2 => decX2,
225               out3 => decX3,
226               out4 => decX4,
227               out5 => decX5,
228               out6 => decX6,
229               out7 => decX7);
230
231 DecY: Lab5_Decoder
232     PORT MAP (input => ctrl_to_DecY,
233               out0 => decY0,
234               out1 => decY1,

```

```

235               out2 => decY2,
236               out3 => decY3,
237               out4 => decY4,
238               out5 => decY5,
239               out6 => decY6,
240               out7 => decY7);
241
242 IR: Lab5_IR
243     PORT MAP (input => DIN(N - 1 DOWNTO N - 9),
244               reset => Resetn,
245               load => IR_in,
246               clk => Clk,
247               output => IR_to_ctrl);
248
249 Reg0: Lab5_Reg
250     PORT MAP (input => Data_Bus,
251               reset => Resetn,
252               load => R0_in,
253               clk => Clk,
254               output => R0_to_mux);
255
256 Reg1: Lab5_Reg
257     PORT MAP (input => Data_Bus,
258               reset => Resetn,
259               load => R1_in,
260               clk => Clk,
261               output => R1_to_mux);
262
263 Reg2: Lab5_Reg
264     PORT MAP (input => Data_Bus,
265               reset => Resetn,
266               load => R2_in,
267               clk => Clk,
268               output => R2_to_mux);
269
270 Reg3: Lab5_Reg
271     PORT MAP (input => Data_Bus,
272               reset => Resetn,
273               load => R3_in,
274               clk => Clk,
275               output => R3_to_mux);
276
277 Reg4: Lab5_Reg
278     PORT MAP (input => Data_Bus,
279               reset => Resetn,
280               load => R4_in,
281               clk => Clk,
282               output => R4_to_mux);
283
284 Reg5: Lab5_Reg
285     PORT MAP (input => Data_Bus,
286               reset => Resetn,
287               load => R5_in,
288               clk => Clk,
289               output => R5_to_mux);
290
291 Reg6: Lab5_Reg

```



```

291 Reg6: Lab5_Reg
292 PORT MAP (input => Data_Bus,
293          reset => Resetn,
294          load => R6_in,
295          clk => Clk,
296          output => R6_to_mux);
297
298 Reg7: Lab5_Reg
299 PORT MAP (input => Data_Bus,
300          reset => Resetn,
301          load => R7_in,
302          clk => Clk,
303          output => R7_to_mux);
304
305 RegA: Lab5_Reg
306 PORT MAP (input => Data_Bus,
307          reset => Resetn,
308          load => A_in,
309          clk => Clk,
310          output => RA_to_Adder);
311
312 RegG: Lab5_Reg
313 PORT MAP (input => Adder_to_RG,
314          reset => Resetn,
315          load => G_in,
316          clk => Clk,
317          output => RG_to_mux);
318
319 Mux: Lab5_Mux
320 PORT MAP (reg0_in => R0_to_mux,
321          reg1_in => R1_to_mux,
322          reg2_in => R2_to_mux,
323          reg3_in => R3_to_mux,
324          reg4_in => R4_to_mux,
325          reg5_in => R5_to_mux,
326          reg6_in => R6_to_mux,
327          reg7_in => R7_to_mux,
328          data_in => DIN,
329          adder_in => RG_to_mux,
330          reg0_out => R0_out,
331          reg1_out => R1_out,
332          reg2_out => R2_out,
333          reg3_out => R3_out,
334          reg4_out => R4_out,
335          reg5_out => R5_out,
336          reg6_out => R6_out,
337          reg7_out => R7_out,
338          data_out => DIN_out,
339          adder_out => G_out,
340          output => Data_Bus);
341
342 Adder: Lab5_AddSub
343 PORT MAP (in1 => RA_to_Adder,
344          in2 => Data_Bus,
345          mode => AddSub,
346          sum => Adder_to_RG);
347
348 END Lab5_Processor_B;

```

### A.5.1.1.3: Processor VHDL Code to Board

```

1  -- Ryan Barker --
2
3  LIBRARY ieee;
4  USE ieee.std_logic_1164.all;
5
6  -- Declare Entity for Part 1 --
7
8  ENTITY Lab5a IS
9  GENERIC(N : INTEGER := 16);
10 PORT (SW : IN std_logic_vector(17 DOWNTO 0);
11       KEY : IN std_logic_vector(1 DOWNTO 0);
12       LEDR : OUT std_logic_vector(17 DOWNTO 0));
13 END Lab5a;
14
15 -- Architecture of Entity for Part 1 --
16
17 ARCHITECTURE Lab5a_B OF Lab5a IS
18 COMPONENT Lab5_Processor
19 PORT (DIN : IN std_logic_vector(N - 1 DOWNTO 0);
20       Run : IN std_logic;
21       Resetn : IN std_logic;
22       Clk : IN std_logic;
23       Data_Bus : BUFFER std_logic_vector(N - 1 DOWNTO 0);
24       Done : OUT std_logic);
25 END COMPONENT;
26
27 BEGIN
28 LEDR(16) <= '1'; -- Keep off
29
30 Proc: Lab5_Processor
31 PORT MAP (DIN => SW(15 DOWNTO 0),
32          Run => SW(17),
33          Resetn => KEY(0),
34          Clk => KEY(1),
35          Data_Bus => LEDR(15 DOWNTO 0),
36          Done => LEDR(17));
37
38 END Lab5a_B;

```

### A.5.1.2.1: Processor Test Bench

```

28  LIBRARY ieee;
29  USE ieee.std_logic_1164.all;
30
31  ENTITY Lab5_Processor_vhd_tst IS
32  END Lab5_Processor_vhd_tst;
33  ARCHITECTURE Lab5_Processor_arch OF Lab5_Processor_vhd_tst IS
34  -- constants
35  -- signals
36  SIGNAL Clk : STD_LOGIC;
37  SIGNAL Data_Bus : STD_LOGIC_VECTOR(15 DOWNTO 0);
38  SIGNAL DIN : STD_LOGIC_VECTOR(15 DOWNTO 0);
39  SIGNAL Done : STD_LOGIC;
40  SIGNAL InR : STD_LOGIC_VECTOR(8 DOWNTO 0);
41  SIGNAL R0 : STD_LOGIC_VECTOR(15 DOWNTO 0);
42  SIGNAL R1 : STD_LOGIC_VECTOR(15 DOWNTO 0);
43  SIGNAL R2 : STD_LOGIC_VECTOR(15 DOWNTO 0);
44  SIGNAL R3 : STD_LOGIC_VECTOR(15 DOWNTO 0);
45  SIGNAL R4 : STD_LOGIC_VECTOR(15 DOWNTO 0);
46  SIGNAL R5 : STD_LOGIC_VECTOR(15 DOWNTO 0);
47  SIGNAL R6 : STD_LOGIC_VECTOR(15 DOWNTO 0);
48  SIGNAL R7 : STD_LOGIC_VECTOR(15 DOWNTO 0);
49  SIGNAL RA : STD_LOGIC_VECTOR(15 DOWNTO 0);
50  SIGNAL Resetn : STD_LOGIC;
51  SIGNAL RG : STD_LOGIC_VECTOR(15 DOWNTO 0);
52  SIGNAL Run : STD_LOGIC;
53  COMPONENT Lab5_Processor
54  PORT (
55    Clk : IN STD_LOGIC;
56    Data_Bus : BUFFER STD_LOGIC_VECTOR(15 DOWNTO 0);
57    DIN : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
58    Done : OUT STD_LOGIC;
59    InR : OUT STD_LOGIC_VECTOR(8 DOWNTO 0);
60    R0 : OUT STD_LOGIC_VECTOR(15 DOWNTO 0);
61    R1 : OUT STD_LOGIC_VECTOR(15 DOWNTO 0);
62    R2 : OUT STD_LOGIC_VECTOR(15 DOWNTO 0);
63    R3 : OUT STD_LOGIC_VECTOR(15 DOWNTO 0);
64    R4 : OUT STD_LOGIC_VECTOR(15 DOWNTO 0);
65    R5 : OUT STD_LOGIC_VECTOR(15 DOWNTO 0);
66    R6 : OUT STD_LOGIC_VECTOR(15 DOWNTO 0);
67    R7 : OUT STD_LOGIC_VECTOR(15 DOWNTO 0);
68    RA : OUT STD_LOGIC_VECTOR(15 DOWNTO 0);
69    Resetn : IN STD_LOGIC;
70    RG : OUT STD_LOGIC_VECTOR(15 DOWNTO 0);
71    Run : IN STD_LOGIC;
72  );
73  END COMPONENT;
74  BEGIN
75    U1 : Lab5_Processor
76    PORT MAP (
77      -- list connections between master ports and signals
78      Clk => Clk,
79      Data_Bus => Data_Bus,
80      DIN => DIN,
81      Done => Done,
82      InR => InR,
83      R0 => R0,
84      R1 => R1,

```

```

85      R2 => R2,
86      R3 => R3,
87      R4 => R4,
88      R5 => R5,
89      R6 => R6,
90      R7 => R7,
91      RA => RA,
92      Resetn => Resetn,
93      RG => RG,
94      Run => Run
95    );
96  INIT : PROCESS
97  -- variable declarations
98  BEGIN
99    -- Test 1: Reset --
100    DIN <= x"0000";
101    Resetn <= '0';
102    Run <= '1'; wait for 9 ps;
103
104    -- Test 2: movl(Reg0) --
105    DIN <= x"2000"; wait for 1 ps;
106    Resetn <= '1'; wait for 9 ps;
107    DIN <= x"0005"; wait for 10 ps;
108
109    -- Test 3: movl(Reg1, Reg0) --
110    DIN <= x"0400"; wait for 20 ps;
111
112    -- Test 4: add(Reg1, Reg0) --
113    DIN <= x"4400"; wait for 30 ps;
114
115    -- Test 5: subl(Reg1, Reg0) --
116    DIN <= x"6400"; wait for 20 ps;
117    Run <= '0';
118  WAIT;
119  END PROCESS init;
120  always : PROCESS
121  -- optional sensitivity list
122  -- (
123  -- variable declarations
124  BEGIN
125    -- code executes for every event on sensitivity list
126  WAIT;
127  END PROCESS always;
128  clock : PROCESS
129  BEGIN
130    Clk <= '0'; wait for 5 ps;
131    Clk <= '1'; wait for 5 ps;
132  END PROCESS clock;
133  END Lab5_Processor_arch;
134

```

## Appendix A.6: The Memory Circuit

### A.6.1.1: Five Bit Counter VHDL Code

```
1  -- Ryan Barker --
2
3  LIBRARY ieee;
4  USE ieee.numeric_std.all;
5  USE ieee.std_logic_1164.all;
6
7  -- Declare Counter --
8  ENTITY Lab5_Counter IS
9  GENERIC (CNT : INTEGER := 5);
10 PORT (clk : IN std_logic;
11       reset : IN std_logic;
12       output : OUT std_logic_vector(CNT - 1 DOWNTO 0));
13 END Lab5_Counter;
14
15 -- Architecture of Counter --
16 ARCHITECTURE Lab5_Counter_B OF Lab5_Counter IS
17 SIGNAL counter : unsigned (CNT - 1 DOWNTO 0);
18 BEGIN
19   cnt: PROCESS (clk, reset)
20   BEGIN
21     IF (reset = '0') THEN
22       zeroes: FOR i IN 0 TO CNT - 1 LOOP
23         counter(i) <= '0';
24       END LOOP;
25     ELSIF (rising_edge(clk)) THEN
26       -- Increment counter --
27       counter <= counter + 1;
28     END IF;
29
30     -- Set output to counter value --
31     output <= std_logic_vector(counter);
32   END PROCESS cnt;
33 END Lab5_Counter_B;
```

### A.6.1.2: Memory Component VHDL Code

```
1  -- Megafunction wizard: $ROM: 1-PORT$
2  -- GENERATION: STANDARD
3  -- VERSION: WM1.0
4  -- MODULE: altsyncram
5
6  -- =====
7  -- File Name: Lab5_Mem.vhd
8  -- Megafunction Name(s):
9  --   altsyncram
10 --
11 -- Simulation Library File(s):
12 --   altera_mf
13 -- =====
14 -- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
15 --
16 -- 14.1.0 Build 186 12/03/2014 SJ Web Edition
17 -- =====
18
19
20
21 --Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
22 --Your use of Altera Corporation's design tools, logic functions
23 --and other software and tools, and its AMPP partner logic
24 --functions, and any output files from any of the foregoing
25 --(including device programming or simulation files), and any
26 --associated documentation or information are expressly subject
27 --to the terms and conditions of the Altera Program License
28 --Subscription Agreement, the Altera Quartus II License Agreement,
29 --the Altera MegaCore Function License Agreement, or other
30 --applicable license agreement, including, without limitation,
31 --that your use is for the sole purpose of programming logic
32 --devices manufactured by Altera and sold by Altera or its
33 --authorized distributors. Please refer to the applicable
34 --agreement for further details.
35
36
37 LIBRARY ieee;
38 USE ieee.std_logic_1164.all;
39
40 LIBRARY altera_mf;
41 USE altera_mf.altera_mf_components.all;
42
43 ENTITY Lab5_Mem IS
44 PORT
45 (
46   address : IN STD_LOGIC_VECTOR (4 DOWNTO 0);
47   clock : IN STD_LOGIC := '1';
48   q : OUT STD_LOGIC_VECTOR (15 DOWNTO 0)
49 );
50 END Lab5_Mem;
```

```

58      q   <= sub_wire0(15 DOWNTO 0);
59
60      altsyncram_component : altsyncram
61      GENERIC MAP (
62          address_aclr_a => "NONE",
63          clock_enable_input_a => "BYPASS",
64          clock_enable_output_a => "BYPASS",
65          init_file => "inst_mem.mif",
66          intended_device_family => "Cyclone IV E",
67          lpm_hint => "ENABLE_RUNTIME_MOD=NO",
68          lpm_type => "32K16K16K",
69          numwords_a => 32,
70          operation_mode => "ROM",
71          outdata_aclr_a => "NONE",
72          outdata_reg_a => "CLOCK0",
73          widthad_a => 5,
74          width_a => 16,
75          width_byteena_a => 1
76      )
77      PORT MAP (
78          address_a => address,
79          clock0 => clock,
80          q_a => sub_wire0
81      );
82
83
84
85      END SYN;
86
87      -- =====
145

```

### A.6.1.3: Memory Initialization File

```

1  -- Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
2  -- Your use of Altera Corporation's design tools, logic functions
3  -- and other software and tools, and its AMPP partner logic
4  -- functions, and any output files from any of the foregoing
5  -- (including device programming or simulation files), and any
6  -- associated documentation or information are expressly subject
7  -- to the terms and conditions of the Altera Program License
8  -- Subscription Agreement, the Altera Quartus II License Agreement,
9  -- the Altera MegaCore Function License Agreement, or other
10 -- applicable license agreement, including, without limitation,
11 -- that your use is for the sole purpose of programming logic
12 -- devices manufactured by Altera and sold by Altera or its
13 -- authorized distributors. Please refer to the applicable
14 -- agreement for further details.
15
16 -- Quartus II generated Memory Initialization File (.mif)
17
18 WIDTH=16;
19 DEPTH=32;
20 ADDRESS_RADIX= HEX;
21 DATA_RADIX= BIN;
22 CONTENT
23 BEGIN
24     00 : 0010000001111111; -- mxi R0
25     01 : 0000000000000100; -- data
26     02 : 0010010001010101; -- mxi R1
27     03 : 0000000000000101; -- data
28     04 : 0000100010101010; -- mxi R2, R1
29     05 : 0001010001111111; -- mxi R5, R0
30     06 : 0101010010000000; -- add R5, R1
31     07 : 0110010000000000; -- sub R1, R0
32     08 : 0100000010000000; -- add R0, R1
33     09 : 0011010000000000; -- mxi R5
34     0A : 0101010101010101; -- data
35     0B : 0000101010000000; -- mxi R4, R5
36     0C : 0110010000000000; -- sub R1, R0
37     0D : 0110101010000000; -- sub R4, R5
38     0E : 0001110010000000; -- mxi R7, R1
39     0F : 0100101110000000; -- add R2, R7
40     10 : 0000111010000000; -- mxi R3, R5
41     11 : 0011100000000000; -- mxi R6
42     12 : 0011101010101110; -- data
43     13 : 0111100000000000; -- sub R6, R0
44     14 : 0111100010000000; -- sub R6, R1
45     15 : 0101010100101100; -- add R5, R4
46     16 : 0000100010101010; -- mxi R2, R1
47     17 : 0110101010000000; -- sub R4, R5
48     18 : 0100000010000000; -- add R0, R1
49     19 : 0000100010101010; -- mxi R2, R1
50     1A : 0100101110000000; -- add R2, R7
51     1B : 0110101010000000; -- sub R4, R5
52     1C : 0100000010000000; -- add R0, R1
53     1D : 0000100010101010; -- mxi R2, R1
54     1E : 0100101110000000; -- add R2, R7
55     1F : 0100000010000000; -- add R0, R1
56
57 END;

```

### A.6.1.4: Memory Circuit VHDL Code

```

1  -- Ryan Barker --
9
10 LIBRARY ieee;
11 USE ieee.std_logic_1164.all;
12
13 -- Declare Main Circuit --
14 ENTITY Lab5_Main IS
15   GENERIC (N : INTEGER := 16);
16   PORT (Run      : IN std_logic;
17         Resetn   : IN std_logic;
18         PClk     : IN std_logic;
19         MClk     : IN std_logic;
20         Data_Bus : BUFFER std_logic_vector(N - 1 DOWNTO 0);
21         InRg     : OUT std_logic_vector(8 DOWNTO 0);
22         Rg0      : OUT std_logic_vector(N - 1 DOWNTO 0);
23         Rg1      : OUT std_logic_vector(N - 1 DOWNTO 0);
24         Rg2      : OUT std_logic_vector(N - 1 DOWNTO 0);
25         Rg3      : OUT std_logic_vector(N - 1 DOWNTO 0);
26         Rg4      : OUT std_logic_vector(N - 1 DOWNTO 0);
27         Rg5      : OUT std_logic_vector(N - 1 DOWNTO 0);
28         Rg6      : OUT std_logic_vector(N - 1 DOWNTO 0);
29         Rg7      : OUT std_logic_vector(N - 1 DOWNTO 0);
30         RgA      : OUT std_logic_vector(N - 1 DOWNTO 0);
31         RgG      : OUT std_logic_vector(N - 1 DOWNTO 0);
32         Done     : OUT std_logic);
33 END Lab5_Main;
34
35 -- Architecture of Main Circuit --
36 ARCHITECTURE Lab5_Main_B OF Lab5_Main IS
37   SIGNAL count_to_mem : std_logic_vector(4 DOWNTO 0);
38   SIGNAL mem_to_proc  : std_logic_vector(N - 1 DOWNTO 0);
39
40   COMPONENT Lab5_Counter
41     PORT (clk      : IN std_logic;
42          reset     : IN std_logic;
43          output    : OUT std_logic_vector(4 DOWNTO 0));
44   END COMPONENT;
45
46   COMPONENT Lab5_Mem
47     PORT (address : IN std_logic_vector(4 DOWNTO 0);
48          clock    : IN std_logic;
49          q        : OUT std_logic_vector(16 DOWNTO 0));
50   END COMPONENT;
51
52   COMPONENT Lab5_Processor
53     PORT (DIN      : IN std_logic_vector(N - 1 DOWNTO 0);
54          Run       : IN std_logic;
55          Resetn    : IN std_logic;
56          Clk       : IN std_logic;
57          Data_Bus  : BUFFER std_logic_vector(N - 1 DOWNTO 0);
58          InR       : OUT std_logic_vector(8 DOWNTO 0);
59          R0        : OUT std_logic_vector(N - 1 DOWNTO 0);
60          R1        : OUT std_logic_vector(N - 1 DOWNTO 0);
61          R2        : OUT std_logic_vector(N - 1 DOWNTO 0);
62          R3        : OUT std_logic_vector(N - 1 DOWNTO 0);
63          R4        : OUT std_logic_vector(N - 1 DOWNTO 0);
64          R5        : OUT std_logic_vector(N - 1 DOWNTO 0);
65          R6        : OUT std_logic_vector(N - 1 DOWNTO 0);
66          R7        : OUT std_logic_vector(N - 1 DOWNTO 0);
67          RA        : OUT std_logic_vector(N - 1 DOWNTO 0);
68          RG        : OUT std_logic_vector(N - 1 DOWNTO 0);
69          Done      : OUT std_logic);
70   END COMPONENT;
71 BEGIN
72   Counter: Lab5_Counter
73     PORT MAP (clk      => MClk,
74              reset     => Resetn,
75              output    => count_to_mem);
76
77   Mem: Lab5_Mem
78     PORT MAP (address => count_to_mem,
79              clock    => MClk,
80              q        => mem_to_proc);
81
82   Proc: Lab5_Processor
83     PORT MAP (DIN      => mem_to_proc,
84              Run       => Run,
85              Resetn    => Resetn,
86              Clk       => PClk,
87              Data_Bus  => Data_Bus,
88              InR       => InRg,
89              R0        => Rg0,
90              R1        => Rg1,
91              R2        => Rg2,
92              R3        => Rg3,
93              R4        => Rg4,
94              R5        => Rg5,
95              R6        => Rg6,
96              R7        => Rg7,
97              RA        => RgA,
98              RG        => RgG,
99              Done      => Done);
100 END Lab5_Main_B;

```

### A.6.1.5: Memory Circuit VHDL Code to Board

```
1  -- Ryan Barker --
2
3  LIBRARY ieee;
4  USE ieee.std_logic_1164.all;
5
6  -- Declare Main Circuit --
7  ENTITY Lab5b IS
8  PORT (SW      : IN std_logic_vector(17 DOWNTO 0);
9        KEY      : IN std_logic_vector(2 DOWNTO 0);
10       LEDR     : OUT std_logic_vector(17 DOWNTO 0));
11 END Lab5b;
12
13 -- Architecture of Main Circuit --
14 ARCHITECTURE Lab5b_B OF Lab5b IS
15 COMPONENT Lab5_Main
16 PORT (Run      : IN std_logic;
17       Resetn   : IN std_logic;
18       PClk     : IN std_logic;
19       MClk     : IN std_logic;
20       Data_Bus : BUFFER std_logic_vector(15 DOWNTO 0);
21       Done     : OUT std_logic);
22 END COMPONENT;
23 BEGIN
24   LEDR(16) <= '1'; -- Keep Off
25   Main : Lab5_Main
26   PORT MAP (Run      => SW(17),
27             Resetn   => KEY(0),
28             PClk     => KEY(2),
29             MClk     => KEY(1),
30             Data_Bus => LEDR(15 DOWNTO 0),
31             Done     => LEDR(17));
32 END Lab5b_B;
```

### A.6.2.1: Five Bit Counter Test Bench

```
28 LIBRARY ieee;
29 USE ieee.std_logic_1164.all;
30
31 ENTITY Lab5_Counter_vhd_tst IS
32 END Lab5_Counter_vhd_tst;
33 ARCHITECTURE Lab5_Counter_arch OF Lab5_Counter_vhd_tst IS
34 -- constants
35 -- signals
36 SIGNAL clk : STD_LOGIC;
37 SIGNAL output : STD_LOGIC_VECTOR(4 DOWNTO 0);
38 SIGNAL reset : STD_LOGIC;
39 COMPONENT Lab5_Counter
40 PORT (
41   clk : IN STD_LOGIC;
42   output : OUT STD_LOGIC_VECTOR(4 DOWNTO 0);
43   reset : IN STD_LOGIC
44 );
45 END COMPONENT;
46 BEGIN
47   i1 : Lab5_Counter
48   PORT MAP (
49     -- list connections between master ports and signals
50     clk => clk,
51     output => output,
52     reset => reset
53   );
54   init : PROCESS
55     -- variable declarations
56     BEGIN
57       -- code that executes only once
58       reset <= '0'; wait for 10 ps;
59       reset <= '1';
60     WAIT;
61   END PROCESS init;
62   always : PROCESS
63     -- optional sensitivity list
64     -- ( )
65     -- variable declarations
66     BEGIN
67       -- code executes for every event on sensitivity list
68     WAIT;
69   END PROCESS always;
70   clock : PROCESS
71     BEGIN
72       Clk <= '0'; wait for 5 ps;
73       Clk <= '1'; wait for 5 ps;
74     END PROCESS clock;
75 END Lab5_Counter_arch;
```

## A.6.2.2: Memory Circuit Test Bench

```

28  LIBRARY ieee;
29  USE ieee.std_logic_1164.all;
30
31  ENTITY Lab5_Main_vhd_tst IS
32  END Lab5_Main_vhd_tst;
33  ARCHITECTURE Lab5_Main_arch OF Lab5_Main_vhd_tst IS
34  -- constants
35  -- signals
36  SIGNAL Data_Bus : STD_LOGIC_VECTOR(15 DOWNTO 0);
37  SIGNAL Done : STD_LOGIC;
38  SIGNAL InRq : STD_LOGIC_VECTOR(8 DOWNTO 0);
39  SIGNAL MClk : STD_LOGIC;
40  SIGNAL PClk : STD_LOGIC;
41  SIGNAL Resetn : STD_LOGIC;
42  SIGNAL Rg0 : STD_LOGIC_VECTOR(15 DOWNTO 0);
43  SIGNAL Rg1 : STD_LOGIC_VECTOR(15 DOWNTO 0);
44  SIGNAL Rg2 : STD_LOGIC_VECTOR(15 DOWNTO 0);
45  SIGNAL Rg3 : STD_LOGIC_VECTOR(15 DOWNTO 0);
46  SIGNAL Rg4 : STD_LOGIC_VECTOR(15 DOWNTO 0);
47  SIGNAL Rg5 : STD_LOGIC_VECTOR(15 DOWNTO 0);
48  SIGNAL Rg6 : STD_LOGIC_VECTOR(15 DOWNTO 0);
49  SIGNAL Rg7 : STD_LOGIC_VECTOR(15 DOWNTO 0);
50  SIGNAL RgA : STD_LOGIC_VECTOR(15 DOWNTO 0);
51  SIGNAL RgG : STD_LOGIC_VECTOR(15 DOWNTO 0);
52  SIGNAL Run : STD_LOGIC;
53  COMPONENT Lab5_Main
54  PORT (
55    Data_Bus : BUFFER STD_LOGIC_VECTOR(15 DOWNTO 0);
56    Done : BUFFER STD_LOGIC;
57    InRq : BUFFER STD_LOGIC_VECTOR(8 DOWNTO 0);
58    MClk : IN STD_LOGIC;
59    PClk : IN STD_LOGIC;
60    Resetn : IN STD_LOGIC;
61    Rg0 : BUFFER STD_LOGIC_VECTOR(15 DOWNTO 0);
62    Rg1 : BUFFER STD_LOGIC_VECTOR(15 DOWNTO 0);
63    Rg2 : BUFFER STD_LOGIC_VECTOR(15 DOWNTO 0);
64    Rg3 : BUFFER STD_LOGIC_VECTOR(15 DOWNTO 0);
65    Rg4 : BUFFER STD_LOGIC_VECTOR(15 DOWNTO 0);
66    Rg5 : BUFFER STD_LOGIC_VECTOR(15 DOWNTO 0);
67    Rg6 : BUFFER STD_LOGIC_VECTOR(15 DOWNTO 0);
68    Rg7 : BUFFER STD_LOGIC_VECTOR(15 DOWNTO 0);
69    RgA : BUFFER STD_LOGIC_VECTOR(15 DOWNTO 0);
70    RgG : BUFFER STD_LOGIC_VECTOR(15 DOWNTO 0);
71    Run : IN STD_LOGIC
72  );
73  END COMPONENT;
74  BEGIN
75    i1 : Lab5_Main
76    PORT MAP (
77      -- list connections between master ports and signals
78      Data_Bus => Data_Bus,
79      Done => Done,
80      InRq => InRq,
81      MClk => MClk,
82      PClk => PClk,
83      Resetn => Resetn,
84      Rg0 => Rg0,

```

```

85      Rg1 => Rg1,
86      Rg2 => Rg2,
87      Rg3 => Rg3,
88      Rg4 => Rg4,
89      Rg5 => Rg5,
90      Rg6 => Rg6,
91      Rg7 => Rg7,
92      RgA => RgA,
93      RgG => RgG,
94      Run => Run
95    );
96  init : PROCESS
97  -- variable declarations
98  BEGIN
99    -- code that executes only once
100    Resetn <= '0';
101    Run <= '1'; wait for 10 ps;
102    Resetn <= '1';
103  WAIT;
104  END PROCESS init;
105  always : PROCESS
106  -- optional sensitivity list
107  -- (
108  -- variable declarations
109  BEGIN
110    -- code executes for every event on sensitivity list
111  WAIT;
112  END PROCESS always;
113  Mclock : PROCESS
114  BEGIN
115    MClk <= '0'; wait for 5 ps;
116    MClk <= '1'; wait for 5 ps;
117  END PROCESS Mclock;
118  Pclock : PROCESS
119  BEGIN
120    PClk <= '0'; wait for 5 ps;
121    PClk <= '1'; wait for 5 ps;
122  END PROCESS Pclock;
123  END Lab5_Main_arch;
124

```



## Appendix A.C: TimeQuest

### A.C.1: TimeQuest SDC File

```
1 *****
2 # THIS IS A WIZARD-GENERATED FILE.
3 #
4 # Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
5 #
6 *****
7
8 # Copyright (C) 1991-2013 Altera Corporation
9 # Your use of Altera Corporation's design tools, logic functions
10 # and other software and tools, and its AMPP partner logic
11 # functions, and any output files from any of the foregoing
12 # (including device programming or simulation files), and any
13 # associated documentation or information are expressly subject
14 # to the terms and conditions of the Altera Program License
15 # Subscription Agreement, Altera MegaCore Function License
16 # Agreement, or other applicable license agreement, including,
17 # without limitation, that your use is for the sole purpose of
18 # programming logic devices manufactured by Altera and sold by
19 # Altera or its authorized distributors. Please refer to the
20 # applicable agreement for further details.
21
22
23
24 # Clock constraints
25
26 create_clock -name "clk" -period 10.000ns [get_ports {Clk}] -waveform {1.000 6.000}
27
28
29 # Automatically constrain PLL and other generated clocks
30 derive_pll_clocks -create_base_clocks
31
32 # Automatically calculate clock uncertainty to jitter and other effects.
33 derive_clock_uncertainty
34
35 # tsu/th constraints
36
37 set_input_delay -clock "clk" -max 10ns [get_ports {Clk}]
38 set_input_delay -clock "clk" -min 0.000ns [get_ports {Clk}]
39
40
41 # tco constraints
42
43 # tpd constraints
44
45
```