BIT PAIR RECODED MULTIPLIER

Lab Report for ECE3270
Digital Systems Design

Submitted by Ryan Barker

Department of Electrical & Computer Engineering Clemson University

03/16/2015

Abstract

The goal of this experiment was to design, simulate, and test an eighteen-bit bit-pair recoded multiplier (also known as a modified booth algorithm recoded multiplier). Though a basic data flow diagram for the circuit was provided, the design process was still very complex and required careful preparation of a more complete data flow diagram and an algorithmic state machine (ASM) chart for the controller macro. Most of the macros designed took advantage of generic statements, so it would be easy to re-size them for any number of bits. After design was complete, the bit-pair multiplier was simulated with three different test benches containing six total tests to verify proper operation. The project as a whole stressed the importance of designing software packages modularly, as it required multiple macros to function and each had to be validated and tested individually before it was possible to connect them in the overall circuit.

Introduction

This lab only contained one goal of designing the bit pair multiplier, but accomplishing it required multiple steps and vigilant preparation. Because this lab contain a surplus of information, the design process began by breaking the multiplier down into manageable pieces and generating the data flow diagram in Figure I.1. This was used as the framework for the entire design, and made it easy to track the designer's progress as macros were built. Additionally, a modular approach was taken while building the overall machine, so each required macro was contained in its own file, and test code was written for every macro with the exception of the shift registers (Registers B and C) and the controller. For these two cases, two additional VHDL files were constructed that port mapped registers B and C together and the controller and the counter (Register D) together. This way, the behavior of Register C passing Register B its two least significant bits on each shift could be observed and the controller could be simulated with counter input independent of the rest of the circuit. This process created slightly more work for the designer, but paid off in the end, as it drastically simplified the debugging process.




Figure I.1. Data Flow Diagram for Bit-Pair Multiplier Design (Based on Diagram in [1]).

Section 1: Register A and its Components

Section 1.A: Designing Register A

The purpose of the upper left-hand portion of the circuit is to select the proper form of the multiplicand based on the recoding bits and send it to the main adder macro. It is then summed with the partial product at each stage inside of the adder. Accomplishing this behavior requires a register to hold the multiplicand during computation and a 5-to-1 multiplexer, as the bit pair algorithm states that at each stage, either zeroes, the multiplicand, two times the multiplicand, negative one times the multiplicand, or negative two times the multiplicand is added to the partial product [2].

Because of the above information, Register A is nothing more than a falling edge activated, nineteen bit register that loads the multiplicand sign extended one bit when its loadreg signal is high. It is 19 bits rather than 18 bits because the multiplexer is capable of selecting two times the multiplicand and negative two times the multiplicand (Or two times the two's complement of the multiplicand). Note that these values are not computed inside of Register A, and are rather saved for combinational logic in the inputs to the multiplexer to keep the overall circuitry simple. All VHDL code for Register A is seen in appendix A.1.1.

Section 1.B: Testing Register A

Register A was very simply simulated by loading a value on the falling edge of its clock, changing the value with the load signal low and observing that the change was ignored, and bringing the load signal high and watching the changed value become absorbed by the register. Both positive and negative values were used in simulation to verify proper operation of the sign extend. Appendix A.1.2.1 shows the test bench used in simulation and appendix A.1.2.2 shows the output waveform, which exhibits the described behavior.

Section 1.C: Designing the 5-to-1 Multiplexer

The first multiplexer in the design is a nineteen bit, five-to-one multiplexer that recodes the multiplicand according to the least two significant bits of Register B and the most recently shifted out bit of Register B, as per the bit-pair algorithm. It is designed around a case-when statement that goes through all possible values of these control bits, and outputs the appropriate

form of the multiplicand accordingly. When two times the multiplicand is computed, the multiplexer takes the existing multiplicand and shifts it left one bit, which is the reason the multiplexer output is nineteen bits rather than eighteen. The two's complement of the multiplicand is computed in a variable in the architecture and used when the multiplicand is multiplied by a negative value. This computation follows the methodology that the two's complement of a number is one plus the one's complement of that number. It utilizes the unsigned() conversion function from the numeric_std library [3], since Quartus does not allow addition for signals of type std_logic_vector. All VHDL code for the 5-to-1 Multiplexer is seen in appendix A.1.3.

Section 1.D: Testing the 5-to-1 Multiplexer

The 5-to-1 multiplexer was simulated by loading a positive value in for the multiplicand and checking the output for each sequence of control bits. The tests were then repeated for a negative multiplicand. Figure 1.1 shows the output from simulation, and appendix A.1.4 shows the test bench used. Notice that in Figure 1.1 and most of the figures forward of this point, the simulation bits are kept in abbreviated form, as eighteen and nineteen bit numbers make the simulation very hard to read (As seen in appendix A.1.2.2).




Figure 1.1. 5-to-1 Multiplexer Simulation Waveform (Top = Test 1, Bottom = Test 2).

Section 2: Shift Registers B and C

Section 2.A: Designing Shift Register B

Shift Register B is eighteen bits and holds shifted forms of the multiplier during the multiplication, and the eighteen least significant bits of the product when computation is complete. It is falling edge activated, as all of the registers in the design are. Its least two

significant bits plus its last shifted out bit make up the recoding bits for the bit pair algorithm, which are sent to the FSM controller to be redirected to Register A's multiplexer at each stage of the multiplication. At the beginning of computation, Register B loads the multiplier and outputs its last two bits plus a "dummy zero" bit as the initial recoding bits. It then shifts its contents two bits right during each stage of computation, using the bits shifted out of Register C as its new most significant two bits so no information is lost. This process repeats until the multiplication is complete. All VHDL code for Shift Register B is seen in appendix A.2.1. The code for Register B was not tested until the code for Register C was completed, so all shifting behavior could be observed at once.

Section 2.B: Designing Shift Register C

Shift Register C is nineteen bits and holds the partial product during the multiplication, and the eighteen most significant bits of the product plus an extra bit when the computation is complete. It is nineteen bits because it has to be added with the output from the 5-to-1 multiplexer at each stage, which is nineteen bits. Any time a load or add occurs, Register C loads the output from the main adder's 2-to-1 multiplexer as the partial product and outputs them into the main adder. Then, when a shift occurs, it utilizes variables in its architecture to shift its contents two bits right and send its least two significant bits to Register B, so no information is lost. Its new two most significant bits are sign extends of the old most significant bit. All VHDL code for Shift Register C is seen in appendix A.2.2.

Section 2.C: Testing the Shift Registers

Once both shift registers were built, wrapper VHDL code was written which connected them together in a structural architecture so they could both be simulated at once. This was useful for watching Register C correctly pass Register B its least two significant bits during each shift. The wrapper code is seen in appendix A.2.3.1.

The test bench for the wrapper code runs two tests that simulate one times a positive number and one times a negative number. Each test loads the initial number as the partial product, one as the multiplier, and shifts for nine cycles. During each shift in the process, the last two bits of Register C move into Register B and Register C sign extends itself based on the sign of the partial product. At the end of both tests, the initial number is returned as the product.

Figure 2.1 shows this behavior, with the bits moving from Register C to Register B circled in red. Appendix A.2.3.2 shows the test bench used in simulation.




Figure 2.1. 5-to-1 Shift Registers Simulation Waveform (Top = Test 1, Bottom = Test 2).

Section 3: Counter Register D

Section 3.A: Designing Register D

Register D is a four bit counter that counts from zero to its max value input (In this case, nine). It is one of the only parts of the design that is not generic, as the designer had trouble trying to implement floor(log₂(N/2)) as the upper bound of its output std_logic_vector. In any case, when load is set to one on a falling edge of the clock signal, register D initializes an internal unsigned counter signal to zero. Then, whenever count is high on a falling edge of the clock, if the current value of the counter is less than the maximum value, Register D increments the counter. Otherwise, it wraps the counter back around to zero. In the final design, Register D is used by the FSM controller to determine when a multiplication is finished, since the bit pair algorithm guarantees that an N bit multiplication will take N / 2 iterations [2]. All VHDL Code for Counter Register D is seen in appendix A.3.1.

Section 3.B: Testing Register D

Register D was tested by loading nine as its max value, toggling the load signal to initialize the internal counter to zero, and setting count high. It was then left alone until it successfully counted to nine, at which point the maximum value input was changed to five and it began counting from zero to five. Figure 3.1 shows this behavior. Appendix A.3.2 shows the test bench used in simulation.




Figure 3.1. Counter Register Simulation Waveform.

Section 4: FSM Controller and the Remaining Components

Section 4.A: Designing the FSM Controller

Before design for the controller began, the ASM chart shown in appendix A.4.1.1 was drawn to obtain an idea of the structure of the code. In the overall multiplication device, the machine will sit idle with its busy signal low until the start signal is received as high, at which point it will load the multiplier and multiplicand by outputting the loadreg signal. Then, on the next clock cycle the controller commands an addition by outputting addreg, followed by a shift on the subsequent cycle by outputting shiftreg. Further, every time an addition occurs, the controller outputs count to increment the value in Register D. This add-shift cycle continues until the count value output by Register D reaches nine (eighteen over two), at which point the machine idles again. Therefore four states and two decisions are necessary in the process, as shown in appendix A.4.1.1. Also, the controller needs to send its input from Register B to the 5-to-1 multiplexer, so it simply ties this input to that multiplexer's control output line. Finally, for synchronization purposes, the controller was set to change states on rising edges of the clock and all registers responding to its input were set to take input on falling edges of the clock. This

allowed output from the controller could be safely processed by each register. All VHDL code for the FSM controller is seen in appendix A.4.1.2.

Section 4.B: Testing the FSM Controller

Because the state of the Controller is dependent on the count output from Register D, VHDL wrapper code was again constructed to map the FSM Controller to Register D for testing as shown in appendix 4.2.1. Beyond this, testing the Controller was as simple as pulsing the start signal and observing the previously discussed behavior, as shown in Figure 4.1. Note because Register B was not connected, the test bench simply holds the multiplexer control line constant. Appendix A.4.2.2 shows the test bench used in simulation.




Figure 4.1. Controller Test Simulation Waveform.

Section 4.C: Designing the N + 1 Bit Full Adder

Thankfully, though the rest of the circuit is complex, the remaining two macros are both very simple. The N + 1 Bit Full Adder (Set up to be a 19 bit full adder for this case) is a simple ripple adder made of several cascaded one-bit full adders. Each of these was created with strict Boolean logic, specifically AND, OR, and XOR gates. The carry in for the overall adder was grounded, and the carry out was ignored, since each of the adder's inputs are already sign extended an extra bit. All VHDL code for the N + 1 Bit Full Adder is seen in appendix A.4.3.

Section 4.D: Testing the N + 1 Bit Full Adder

Testing the adder was as straightforward as designing it. The test bench simply adds three different sets of numbers, which run tests on both positive and negative numbers and the carry out bit, as shown in Figure 4.2. Appendix A.4.4 shows the test bench used in simulation.




Figure 4.2. Full Adder Simulation Waveform.

Section 4.E: Designing the 2-to-1 Adder Multiplexer

The final macro required for the overall design is also the simplest. The 2-to-1 adder multiplexer is a very forthright 2-to-1 multiplexer circuit that sends zeroes into Register C on a load and otherwise sends the N + 1 Adder's output into Register C. All VHDL code for the 2-to-1 adder multiplexer is seen in appendix A.4.5.

Section 4.F: Testing the 2-to-1 Adder Multiplexer

It is no surprise that the simplest construct in the design also has the simplest test bench. The test here initializes the input of the 2-to-1 Adder Multiplexer to all ones and toggles to loadreg line to ensure correct behavior. Appendix A.4.5 shows the test bench used in simulation.



Figure 4.3. 2-to-1 Adder Multiplexer Simulation Waveform.

Section 5: The Overall Bit-Pair Recoded Multiplier

Section 5.A: Designing the Overall Bit-Pair Recoded Multiplier

The top level entity had a very large structural architecture that mapped all nine previously discussed macros in the manner Figure I.1 shows to build the overall multiplier. The architecture contained fifteen signals for all of the intermediate lines within the circuit. Figure 5.1 shows the overall bit-pair recoded multiplier from the RTL Viewer's point of view. All VHDL code for the overall bit-pair recoded multiplier is seen in appendix A.5.1.




Figure 5.1. The Bit Pair Recoded Multiplier Circuit.

Section 5.B: Testing the Overall Bit-Pair Recoded Multiplier

All of the testing done up to this point was to ensure the bit pair multiplier would function when the numerous macros in the design were hooked together, but to be safe, the multiplier itself was thoroughly tested to observe its behavior with five different test benches. This section describes each, and then examines the output from each in ModelSim.

The first test bench was a multiplication of two positive numbers, specifically a one and alternating zeroes and ones. This multiplication helped determine if the overall circuit was functional, as for the first test, the output was expected to be the multiplicand since the multiplier was a one. It then did the same multiplication in reverse order for the second test, to ensure the commutative property of multiplication was preserved in the circuit. Figure 5.2 shows the simulation waveform. Notice that the busy signal goes high immediately after the start signal pulses, and as soon as the busy signal is low, the correct product is available from the circuit. Also notice that the products for both multiplications are correctly the same. Test bench one is shown in appendix A.5.2.1.




Figure 5.2. Test Bench One Simulation Waveform.

The second test bench ran tests very similar to the first, it just multiplied a negative number by a positive number instead of a positive number by a positive number. The output was

still expected to be the same for both tests. Figure 5.3 shows the simulation waveform, which has the desired behavior. Test bench two is shown in appendix A.5.2.2.




Figure 5.3. Test Bench Two Simulation Waveform.

The third test bench was the final sign-testing test bench, which multiplied a negative number by a negative number, specifically negative one and alternating ones and zeroes. It comes as no surprise that the expect output was the positive variant of the ones and zeroes operator. Figure 5.4 shows the simulation waveform, which has the desired behavior. Test bench three is shown in appendix A.5.2.3.





Figure 5.4. Test Bench Three Simulation Waveform.

The last two tests were range tests for positive and negative operands that multiplied the smallest and largest positive and negative multiplicands and multipliers together and showed the output product. Test bench four tested the range of positive numbers, and test bench five tested the range of negative numbers. Each test performed the minimum bound multiplication and then the maximum bound multiplication. The output for both test benches is shown in Figure 5.5. Notice that because of the sign bit in the multiplier and multiplicand, not all thirty-six bit numbers can be represented by the product.






Figure 5.5. Test Bench Four and Five Simulation Waveforms (Top = TB4, Bottom = TB5)

Conclusions

The biggest lesson this lab taught was the importance of careful preparation and modular code design. When the overall multiplier was first constructed, it did not work as expected, due to an error in the shift registers. This error would have been impossible to debug without the Lab4_Shift_tst.vhdl file. Appendix A.C provides some perspective by showing the overall circuit completely expanded in the RTL Viewer: The circuit just contains too many components to debug at the top level. Breaking things into pieces is a much easier, sane approach.

The lab also showed the power of recoding techniques when dealing with multiplication of large bit numbers. Multiplying two eighteen bit numbers together under a traditional add-shift method requires thirty-six clock cycles. The eighteen cycles the bit-pair algorithm provides is a substantial reduction.

Lastly, though the designer could not fully implement the functionality, the lab showed the power of generic statements in code design. These allow circuits to be designed for any number of bit inputs and outputs, which makes porting code from different systems substantially easier. They make code easier to read and understand, as they force the designer to write code for the general case and make the designer avoid coding for specific cases only.

References

[1] M. Smith. ECE327 Digital System Design, Lab 4: Bit Pair Recoded Multiplier. [Online].

Available: https://bb.clemson.edu/bbcswebdav/pid-1898812-dt-content-rid-

22057806 2/courses/smithmc-ece-327-DSD/Lab4.bitpair.mult.project%286%29.pdf

[2] M. Smith. ECE327 L06P3-Bit Pair. [Online]. Available:

https://bb.clemson.edu/bbcswebdav/pid-1598005-dt-content-rid-8493450_2/courses/smithmc-ece-327-DSD/L06P3-sequential.ckts.alu%28bit-pair%29%281%29.pdf

[3] IEEE and UMBC. Numeric_std.vhdl. [Online]. Available:

http://www.csee.umbc.edu/portal/help/VHDL/numeric std.vhdl

APPENDIX

Appendix A.1: Register A and its Components

A.1.1: Register A VHDL Code

```
1 ⊞-- Ryan Barker --
13
14
     LIBRARY ieee;
15
    USE ieee.std logic 1164.all;
16
17
     -- Declare Register A --
18
    ENTITY Lab4 RegA IS
        GENERIC (N : INTEGER := 18);
19
20
       PORT (multiplicand : IN std logic vector(N - 1 DOWNTO 0);
21
              loadreg
                        : IN std logic;
22
                             : IN std logic;
                 clk
23
                 output
                             : OUT std logic vector(N DOWNTO 0));
24
    END Lab4 RegA;
25
26
    -- Architecture of Register A --
    ARCHITECTURE Lab4 RegA B OF Lab4 RegA IS
27
28
    BEGIN
29
         init: PROCESS (clk, loadreg)
30
         BEGIN
31
               IF(falling edge(clk) AND loadreg = '1') THEN
                   -- If loading, set output to multiplicand --
32
33
                   output(N) <= multiplicand(N - 1); -- Sign Extend --
                   output(N - 1 DOWNTO 0) <= multiplicand;
34
35
               END IF;
36
         END PROCESS init;
37
     END Lab4 RegA B;
```

A.1.2.1: Register A Test Bench

```
28 LIBRARY ieee;
29 USE ieee.std_logic_1164.all;
30
31 ENTITY Lab4_RegA_vhd_tst IS
32 END Lab4_RegA_vhd_tst;
```

```
ARCHITECTURE Lab4 RegA arch OF Lab4 RegA vhd tst IS
34 -- constants
    --- signals
35
     SIGNAL clk : STD LOGIC;
36
37
    SIGNAL loadreg : STD LOGIC;
    SIGNAL multiplicand : STD LOGIC VECTOR (17 DOWNTO 0);
38
39
    SIGNAL output : STD LOGIC VECTOR (18 DOWNTO 0);
    COMPONENT Lab4 RegA
    白
41
        PORT (
        clk : IN STD LOGIC;
42
43
        loadreg : IN STD LOGIC;
        multiplicand : IN STD LOGIC VECTOR (17 DOWNTO 0);
44
        output : OUT STD LOGIC VECTOR (18 DOWNTO 0)
45
46
         );
    -END COMPONENT;
47
    BEGIN
48
49
       i1 : Lab4 RegA
50
        PORT MAP (
     -- list connections between master ports and signals
51
52
        clk => clk,
53
         loadreg => loadreg,
54
        multiplicand => multiplicand,
55
        output => output
56
        );
    Pinit : PROCESS
57
58
     -- variable declarations
59
    BEGIN
60
            -- code that executes only once
           multiplicand <= "000000000000000000";
61
62
            loadreg <= '1'; wait for 10 ps;
              loadreg <= '0';
63
              multiplicand <= "11111111111111111"; wait for 10 ps;
64
65
              loadreg <= '1';
66
    WAIT:
    -END PROCESS init;
    malways : PROCESS
69
   -- optional sensitivity list
            )
70
     -- (
    --- variable declarations
71
72
    BEGIN
73
            -- code executes for every event on sensitivity list
74
    WAIT:
    -END PROCESS always;
75
76
    falling clock : PROCESS
    BEGIN
77
78
        clk <= '1'; wait for 5 ps;
79
        clk <= '0'; wait for 5 ps;
    -END PROCESS falling clock;
80
    END Lab4 RegA arch;
81
82
```

A.1.2.2: Register A ModelSim Output

CLK								
LOAD								
	0000000000	00000000	1111111111	11111111				
117								
116								
115								
114								
I13								
112								
111								
I10								
19								
18								
17								
16								
15 14								
13								
12								
11								
10								
OUT 018	000000	0000000000	000000000		11111111111			
017								
016								
015								
014								
013								
012								
011								
010								
09								
08								
07								
06								
05								
04								
03								
02								
01								
00								

A.1.3: 5-to-1 Multiplexer VHDL Code

```
⊞-- Ryan Barker --
11
      LIBRARY ieee;
12
      USE ieee.numeric std.all;
13
      USE ieee.std_logic_1164.all;
14
15
     -- Declare Register A multiplexer --
16
   ENTITY Lab4 RegA Mux IS
         GENERIC (N : INTEGER := 18);v
17
18
         PORT (regA out
                          : IN std logic vector(N DOWNTO 0);
               mux ctrl
                            : IN std logic vector(2 DOWNTO 0);
19
20
                  output
                               : OUT std logic vector(N DOWNTO 0));
21
     END Lab4 RegA Mux;
22
      -- Architecture of Register A multiplexer --
23
24
      ARCHITECTURE Lab4 RegA Mux B OF Lab4 RegA Mux IS
25
    BEGIN
26
          multiplex: PROCESS (regA out, mux ctrl)
27
              VARIABLE twos complement : std logic vector (N DOWNTO 0);
          BEGIN
28
29
               -- Initialize two's complement --
30
                twos complement := NOT (regA out);
31
                twos complement := std logic vector(unsigned(twos complement) + 1);
32
    33
                CASE mux ctrl IS
                    WHEN "000" | "111" =>
34
35
                         -- Output = 0*M --
36
                         zeroes: FOR i IN 0 TO N LOOP
37
                         output(i) <= '0';
38
                      END LOOP;
                     WHEN "001" | "010" =>
39
40
                         -- Output = +1*M --
41
                         output <= regA out;
42
                     WHEN "011" =>
                         -- Output = +2*M --
43
44
                         output(0) <= '0';
45
                         output (N DOWNTO 1) <= regA out (N - 1 DOWNTO 0);
                     WHEN "100" =>
46
47
                         -- Output = -2*M --
48
                         output(0) <= '0';
49
                         output (N DOWNTO 1) <= twos complement (N - 1 DOWNTO 0);
50
                     WHEN "101" | "110" =>
51
                         -- Output = -1*M --
52
                         output <= twos complement;
53
                     WHEN OTHERS =>
54
                         -- Impossible --
55
                         error: FOR i IN 0 TO N LOOP
56
                         output(i) <= '0';
                     END LOOP;
57
              END CASE;
58
59
          END PROCESS multiplex;
60 END Lab4 RegA Mux B;
```

A.1.4: 5-to-1 Multiplexer Test Bench

```
LIBRARY ieee;
      USE ieee.std_logic_1164.all;
31
    ENTITY Lab4 RegA Mux vhd tst IS
      END Lab4_RegA_Mux_vhd_tst;
32
    ARCHITECTURE Lab4_RegA_Mux_arch OF Lab4_RegA_Mux_vhd_tst IS
33
34
      -- constants
     --- signals
35
36
      SIGNAL mux_ctrl : STD_LOGIC_VECTOR(2 DOWNTO 0);
37
      SIGNAL output : STD_LOGIC_VECTOR(18 DOWNTO 0);
    COMPONENT Lab4_RegA_Mux
      SIGNAL regA_out : STD_LOGIC_VECTOR(18 DOWNTO 0);
38
39
40
          mux_ctrl : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
output : OUT STD_LOGIC_VECTOR(18 DOWNTO 0);
regA_out : IN STD_LOGIC_VECTOR(18 DOWNTO 0)
41
42
43
44
           ) ;
45
     -END COMPONENT;
      BEGIN
46
          i1 : Lab4_RegA_Mux
47
           PORT MAP (
48
49
      -- list connections between master ports and signals
          mux_ctrl => mux_ctrl,
50
51
           output => output,
52
           regA_out => regA_out
    init : PROCESS
54
55
         variable declarations
56
      BEGIN
57
               -- check for a positive number --
               regA_out <= "0010101010101010101";
58
               mux_ctrl <= "000"; wait for 25 ps;
59
               mux_ctrl <= "001"; wait for 25 ps;
60
                mux_ctrl <= "010";
61
                                         wait for 25 ps;
                mux_ctrl <= "011"; wait for 25 ps;
62
              mux ctrl <= "100"; wait for 25 ps;
63
              mux_ctrl <= "101"; wait for 25 ps;
mux ctrl <= "110"; wait for 25 ps;
64
65
              mux_ctrl <= "111"; wait for 25 ps;
66
67
68
               -- code that executes only once
69
               regA out <= "1101010101010101010";
70
               mux ctrl <= "000"; wait for 25 ps;
72
               mux ctrl <= "001"; wait for 25 ps;
73
                mux ctrl <= "010";
                                        wait for 25 ps;
74
                mux_ctrl <= "011"; wait for 25 ps;
               mux_ctrl <= "100"; wait for 25 ps;
75
               mux_ctrl <= "101"; wait for 25 ps;
76
77
               mux_ctrl <= "110"; wait for 25 ps;
               mux ctrl <= "111";
79 WAIT;
80
     -END PROCESS init;
81
    always : PROCESS
82
    -- optional sensitivity list
83
      -- (
                  )
84
      --- variable declarations
85
      BEGIN
86
               -- code executes for every event on sensitivity list
87
      WAIT;
88
     -END PROCESS always;
89
     END Lab4 RegA Mux arch;
90
```

Appendix A.2: Shift Registers B and C

A.2.1: Register B VHDL Code

```
⊞-- Ryan Barker --
13
14
     LIBRARY ieee;
15
    USE ieee.std logic_1164.all;
16
17
    -- Declare Register B --
    ENTITY Lab4 RegB IS
18
19
        GENERIC (N : INTEGER := 18);
20
        PORT (multiplier : IN std logic vector(N - 1 DOWNTO 0);
                regC bits : IN std logic vector(1 DOWNTO 0);
21
22
                 loadreg : IN std_logic;
23
                 shift
                           : IN std logic;
24
                 clk
                           : IN std logic;
25
                bits out : OUT std logic vector(2 DOWNTO 0);
                           : BUFFER std logic vector(N - 1 DOWNTO 0));
26
                 output
27
   LEND Lab4 RegB;
28
29
    -- Architecture of Register B --
    ARCHITECTURE Lab4 RegB B OF Lab4 RegB IS
31
         SIGNAL last bit : std logic;
    BEGIN
32
33
    main : PROCESS (clk, loadreg, shift)
34
          BEGIN
35
              IF (falling edge (clk) AND loadreg = '1') THEN
36
                   -- Initially set last bit to the "dummy zero" --
37
                   last bit <= '0';
38
39
                   -- Initially set output to multiplier --
                   output <= multiplier;
40
41
               END IF;
42
43
               IF (falling edge(clk) AND shift = '1') THEN
    44
                   -- If shifting, shift right two bits --
45
                   last bit <= output(1); -- Saves output(1) before it is lost --
46
                   output (N - 3 DOWNTO 0) <= output (N - 1 DOWNTO 2);
                   output(N - 1 DOWNTO N - 2) <= regC_bits;
47
               END IF;
48
          END PROCESS main;
49
50
51
          -- Set bits out to proper bits --
         bits_out(2 DOWNTO 1) <= output(1 DOWNTO 0);
52
53
         bits out(0) <= last bit;
     END Lab4 RegB B;
```

A.2.2: Register C VHDL Code

```
⊞-- Ryan Barker --
12
13
     LIBRARY ieee;
14
    USE ieee.std logic 1164.all;
15
16
    -- Declare Register C --
17
    ENTITY Lab4 RegC IS
18
         GENERIC (N : INTEGER := 18);
19
        PORT (partial product : IN std logic vector (N DOWNTO 0);
                              : IN std logic;
20
               loadreg
21
                  shift
                                  : IN std logic;
                  clk
                                 : IN std logic;
22
23
                  bits out
                                  : OUT std logic vector(1 DOWNTO 0);
24
                                  : BUFFER std logic vector(N DOWNTO 0));
25 END Lab4 RegC;
26
     -- Architecture of Register C --
28
    ARCHITECTURE Lab4 RegC B OF Lab4 RegC IS
29
    BEGIN
30
    main: PROCESS (clk, loadreg, shift)
31
              VARIABLE shifted out : std logic vector(1 DOWNTO 0);
              VARIABLE msb : std logic;
32
          BEGIN
33
              IF (falling edge (clk) AND loadreg = '1') THEN
34
35
                   -- If loading or adding, set output to input from adder --
36
                   output (N DOWNTO 0) <= partial product;
37
38
                      -- Not needed for load, but set to last two bits of partial product --
39
                   bits out <= partial product(1 DOWNTO 0);
40
             END IF;
41
                IF (falling edge(clk) AND shift = '1') THEN
42
                    -- Save bits coming out and most signficant bit before shift --
43
44
                   shifted out := output(1 DOWNTO 0);
45
                   msb := output(N);
46
47
                   -- Shift right two bits --
48
                   output (N - 2 DOWNTO 0) <= output (N DOWNTO 2);
49
                    -- Sign extend output after shift --
50
51
                   output (N - 1) <= msb;
52
                    output(N) <= msb;
53
54
                    -- Set bits out to proper value --
55
                   bits out <= shifted out;
56
               END IF:
57
          END PROCESS main;
58
     END Lab4 RegC B;
```

A.2.3.1: Shift Registers Wrapper VHDL Code

```
⊞-- Ryan Barker --
8
     LIBRARY ieee;
9
10
     USE ieee.std logic 1164.all;
11
     -- Declare Bit Pair Multiplier --
12
13 ENTITY Lab4 Shift tst IS
14
         GENERIC (N : INTEGER := 18);
15
         PORT (partial product : IN std logic vector(N DOWNTO 0);
               multiplier : IN std logic vector(N - 1 DOWNTO 0);
16
17
                  loadreg
                                 : IN std logic;
                  shift
                                 : IN std logic;
18
19
                 clk
                                : IN std logic;
20
                  regB to ctrl : OUT std logic vector(2 DOWNTO 0);
21
                  regB out
                                 : BUFFER std logic vector (N - 1 DOWNTO 0);
22
                  regC out
                                 : BUFFER std logic vector (N DOWNTO 0);
23
                  product
                                 : OUT std logic vector((2 * N) - 1 DOWNTO 0));
24 END Lab4 Shift tst;
25
26
     -- Architecture of Bit Pair Multiplier --
27
   ARCHITECTURE Lab4 Shift tst B OF Lab4 Shift tst IS
28
           SIGNAL regC to regB : std logic vector(1 DOWNTO 0);
29
           COMPONENT Lab4 RegB
    由
30
              PORT (multiplier : IN std logic vector(N - 1 DOWNTO 0);
             END COMPONENT;
37
   白
38
           COMPONENT Lab4 RegC
39
            PORT (partial product : IN std logic vector(N DOWNTO 0);
45
             END COMPONENT;
46
     BEGIN
47
         RegB: Lab4 RegB
48
               PORT MAP ( multiplier => multiplier,
49
                           regC bits => regC to regB,
50
                              loadreg => loadreg,
                               shift => shift,
51
52
                              clk => clk,
53
                              bits out => regB to ctrl,
54
                               output => regB out );
55
           RegC: Lab4 RegC
56
57
               PORT MAP ( partial product => partial product,
                               loadreg => loadreg,
58
59
                               shift => shift,
60
                               clk => clk,
61
                              bits out => regC to regB,
                               output => regC out );
62
63
64
65
         product((2*N) - 1 DOWNTO N) <= regC out(N - 1 DOWNTO 0);
66
          product(N - 1 DOWNTO 0) <= regB out;
     END Lab4 Shift tst B;
```

A.2.3.2: Shift Registers Test Bench

```
USE ieee.std_logic_1164.all;
     ENTITY Lab4 Shift tst vhd tst IS
        END Lab4_Shift_tst_vhd_tst;
      ARCHITECTURE Lab4_Shift_tst_arch OF Lab4_Shift_tst_vhd_tst IS
       -- constants
          -- signals
         SIGNAL clk : STD_LOGIC;
         SIGNAL loadreg : STD_LOGIC;
        SIGNAL loadreg : STD_LOGIC;
SIGNAL multiplier : STD_LOGIC_VECTOR(17 DOWNTO 0);
SIGNAL partial product : STD_LOGIC_VECTOR(18 DOWNTO 0);
SIGNAL product : STD_LOGIC_VECTOR(35 DOWNTO 0);
SIGNAL regB_out : STD_LOGIC_VECTOR(17 DOWNTO 0);
SIGNAL regB_to_ctrl : STD_LOGIC_VECTOR(2 DOWNTO 0);
SIGNAL regC_out : STD_LOGIC_VECTOR(18 DOWNTO 0);
SIGNAL shift : STD_LOGIC_VECTOR(18 DOWNTO 0);
38
41
       COMPONENT Lab4_Shift_tst
46
               PORT (
clk : IN STD_LOGIC;
               loadreg : IN STD_LOGIC;
               multiplier : IN STD LOGIC VECTOR(17 DOWNTO 0);
49
               partial_product : IN STD_LOGIC_VECTOR(18 DOWNTO 0);
               partial product: IN SID_LOGIC VECTOR(18 DOWNTO 0);
regB_out: BUFFER SID_LOGIC VECTOR(17 DOWNTO 0);
regB_to_ctrl: OUT SID_LOGIC_VECTOR(2 DOWNTO 0);
regC_out: BUFFER SID_LOGIC_VECTOR(18 DOWNTO 0);
shift: IN SID_LOGIC
51
52
54
56
57
        - );
-END COMPONENT;
         BEGIN
               i1 : Lab4_Shift_tst
60
               PORT MAP (
61
          -- list connections between master ports and signals
               clk => clk.
62
               loadreg => loadreg,
64
               multiplier => multiplier,
               partial_product => partial_product,
65
66
               product => product,
67
               regB_out => regB_out,
               regB_to_ctrl => regB_to_ctrl,
69
               regC_out => regC_out,
               shift => shift
       init : PROCESS
           - variable declarations
```

```
BEGIN
                  -- Test with positive PP --
                 partial_product <= "001010101010101010101";
                  multiplier <=
                                           "00000000000000000001";
                   shift <= '0';
loadreg <= '1'; wait for 10 ps;
loadreg <= '0';
79
80
81
                 -- Shift for 9 cycles -- shift <= '1'; wait for 90 ps; shift <= '0';
82
84
85
86
87
                    wait for 20 ps;
                    -- Test with negative PP --
89
90
                 partial_product <= "110101010101010101010";
                  multiplier <= shift <= '0';
                                            "000000000000000000001";
91
92
                   loadreg <= '1'; wait for 10 ps;
loadreg <= '0';
94
95
                 shift <= '1'; wait for 90 ps;
shift <= '0';
96
97
98
       WAIT:
       -END PROCESS init;
99
       always : PROCESS
       -- optional sensitivity list
       -- variable declarations
                 -- code executes for every event on sensitivity list
       WAIT;
       END PROCESS always;
       falling_clock : PROCESS
       BEGIN
            clk <= '1'; wait for 5 ps;
clk <= '0'; wait for 5 ps;
       END PROCESS falling_clock;
      END Lab4_Shift_tst_arch;
```

Appendix A.3: Counter Register D

A.3.1: Register D VHDL Code


```
H-- Ryan Barker --
11
12
     LIBRARY ieee;
13
     USE ieee.numeric std.all;
     USE ieee.std logic 1164.all;
15
     -- Declare Register D --
16
    ENTITY Lab4 RegD IS
17
18
       GENERIC (N : INTEGER := 18);
19
         PORT (maxval : IN std logic vector(3 DOWNTO 0);
               loadreg : IN std logic;
20
21
               count : IN std logic;
                      : IN std logic;
22
               clk
               output : OUT std_logic_vector(3 DOWNTO 0));
23
24
    END Lab4 RegD;
25
26
     -- Architecture of Register D --
27
    ARCHITECTURE Lab4 RegD B OF Lab4 RegD IS
28
          SIGNAL counter : unsigned (3 DOWNTO 0);
    BEGIN
29
30
          cntr: PROCESS(clk, loadreg, count)
31
         BEGIN
32
              IF(falling edge(clk) AND loadreg = '1') THEN
33
                  -- Initialize counter to zero --
34
                  load: FOR i IN 0 TO 3 LOOP
35
                     counter(i) <= '0';
                  END LOOP;
36
             END IF;
37
38
39
              IF(falling edge(clk) AND count = '1') THEN
40
                  IF (counter < unsigned (maxval)) THEN
41
                      -- Increment counter --
42
                      counter <= counter + 1;
    白
43
                 ELSE
                      -- Reset Counter --
44
45
                      reset: FOR i IN 0 TO 3 LOOP
46
                          counter(i) <= '0';
47
                      END LOOP;
48
                  END IF;
49
             END IF;
50
51
              -- Set output to counter value --
52
              output <= std logic vector(counter);
          END PROCESS cntr;
54 END Lab4 RegD B;
```

A.3.2: Register D Test Bench

```
28
      LIBRARY ieee;
29
      USE ieee.std_logic_1164.all;
30
31 ENTITY Lab4_RegD_vhd_tst IS
     END Lab4 RegD vhd tst;
32
33
    ARCHITECTURE Lab4_RegD_arch OF Lab4_RegD_vhd_tst IS
34
   -- constants
35
      --- signals
36
     SIGNAL clk : STD LOGIC;
     SIGNAL count : STD LOGIC;
37
38
     SIGNAL loadreg : STD LOGIC;
     SIGNAL maxval : STD_LOGIC_VECTOR(3 DOWNTO 0);
39
     SIGNAL output : STD LOGIC VECTOR (3 DOWNTO 0);
40
41
    COMPONENT Lab4_RegD
42
        PORT (
43
        clk : IN STD LOGIC;
44
         count : IN STD LOGIC;
         loadreg : IN STD LOGIC;
45
         maxval : IN STD LOGIC VECTOR (3 DOWNTO 0);
46
47
         output : OUT STD_LOGIC_VECTOR(3 DOWNTO 0)
48
         ):
     -END COMPONENT;
49
     BEGIN
50
51
         i1 : Lab4 RegD
52
         PORT MAP (
53
      -- list connections between master ports and signals
54
         clk => clk,
55
         count => count,
         loadreg => loadreg,
56
57
         maxval => maxval,
58
         output => output
59
         );
   init : PROCESS
60
61
      -- variable declarations
     BEGIN
62
63
              -- Initialize Register D inputs --
              maxval <= "1001";
64
65
               count <= '0';
66
             loadreg <= '1'; wait for 10 ps;
67
              loadreg <= '0';
               count <= '1'; wait for 90 ps;
68
              maxval <= "0101";
69
70
     WAIT;
71
     -END PROCESS init;
    always : PROCESS
72
73
    -- optional sensitivity list
      -- (
74
     --- variable declarations
75
76
77
              -- code executes for every event on sensitivity list
78
     WAIT;
79 - END PROCESS always;
80 = falling_clock : PROCESS
81
    BEGIN
82
        clk <= '1'; wait for 5 ps;
        clk <= '0'; wait for 5 ps;
83
    -END PROCESS falling_clock;
84
85 END Lab4_RegD_arch;
86
```

Appendix A.4: FSM Controller and Remaining Components

A.4.1.1: Controller ASM Chart



A.4.1.2: Controller VHDL Code

```
⊞-- Ryan Barker --
11
12
      LIBRARY ieee;
     USE ieee.math_real.all;
13
14
     USE ieee.numeric_std.all;
15
     USE ieee.std_logic_1164.all;
17
      -- Declare controller (state machine) --
18
    ENTITY Lab4 Ctrl IS
19
        GENERIC (N : INTEGER := 18);
20
         PORT (start
                        : IN std_logic;
21
               regB_bits : IN std_logic_vector(2 DOWNTO 0);
22
               count_val : IN std_logic_vector(3 DOWNTO 0);
23
                         : IN std_logic;
24
              mux ctrl
                         : OUT std logic vector(2 DOWNTO 0);
25
               loadreg : OUT std_logic;
               shiftred
                        : OUT std logic;
26
27
                        : OUT std_logic;
               count
28
               addreg
                        : OUT std logic;
29
               busy
                         : OUT std_logic);
    END Lab4 Ctrl;
```

```
32 -- Architecture of controller (state machine) --
33 ARCHITECTURE Lab4 Ctrl B OF Lab4 Ctrl IS
34
          TYPE fsm_state IS (A, B, C, D);
          SIGNAL state : fsm_state;
35
36 ⊟BEGIN
37
          -- Process for state machine --
          next_state: PROCESS (clk)
38
39
           BEGIN
    中
40
               IF (rising edge (clk)) THEN
41
                    CASE state IS
                          WHEN A =>
42
43
                                 -- Pre-processing/Completion state --
44
                                 IF(start = '1') THEN state <= B;</pre>
    中
45
                                 ELSE state <= A;</pre>
46
                                 END IF;
47
                            WHEN B =>
48
                                 -- Load state --
49
                                 state <= C;
                           WHEN C =>
50
51
                                 -- Add state --
52
                                 state <= D;
53
                           WHEN D =>
54
                                  -- Shift state --
55
                                 IF(count_val = std_logic_vector(to_unsigned((N / 2), 4))) THEN state <= .</pre>
                                 ELSE state <= C;
56
57
                                 END IF;
58
                     END CASE;
59
                 END IF:
            END PROCESS next_state;
60
61
62
            outputs: PROCESS (state)
63
            BEGIN
64
                CASE state IS
65
                     WHEN A =>
                           -- Pre-processing/Completion state outputs --
66
                           busy <= '0';
67
68
                            loadreg <= '0';
                            shiftreg <= '0';
69
70
                            addreg <= '0';
71
                            count <= '0';
72
                       WHEN B =>
73
                           -- Load state outputs --
74
                            busy <= '1';
75
                            loadreg <= '1';
                            shiftreg <= '0';
76
77
                            addreg <= '0';
78
                            count <= '0';
79
                       WHEN C =>
                           -- Add state outputs --
80
81
                           busy <= '1';
82
                            loadreg <= '0';
                         shiftreg <= '0';
                         addreg <= '1';
 84
                         count <= '1';
 85
                     WHEN D =>
 86
 87
                        -- Shift state outputs --
 88
                         busy <= '1';
                         loadreg <= '0';</pre>
 89
 90
                         shiftreg <= '1';
                         addreg <= '0';
 91
 92
                         count <= '0';
 93
             END CASE:
 94
          END PROCESS outputs;
 95
 96
          -- Connect reg B bits to multiplexer --
 97
         mux_ctrl <= regB_bits;</pre>
98 END Lab4_Ctrl_B;
```

A.4.2.1: Controller and Counter Wrapper VHDL Code

```
⊞-- Ryan Barker --
10
      LIBRARY ieee;
      USE ieee.std logic 1164.all;
13
      -- Declare Controller Test --
   ENTITY Lab4_Ctrl_tst IS
14
15
          GENERIC ( N : INTEGER := 18);
                       : IN std_logic;
          PORT (start
16
17
                  clk
                            : IN std_logic;
                   mux_ctrl : OUT std_logic_vector(2 DOWNTO 0);
18
19
                   loadreg : BUFFER std logic;
                   shiftreg : OUT std logic;
20
21
                   count
                            : BUFFER std logic;
22
                   addreg
                           : OUT std logic;
                            : OUT std_logic);
                   busy
     END Lab4 Ctrl tst;
24
25
26
      -- Architecture of Controller Test --
    MARCHITECTURE Lab4 Ctrl tst B OF Lab4_Ctrl_tst IS
27
28
          -- Signal for Counter --
          SIGNAL regD_out
29
                              : std logic vector(3 DOWNTO 0);
30
31
           -- Map in CTRL and Reg D:
          COMPONENT Lab4_Ctrl
32
33
              PORT (start
                            : IN std logic;
                     regB bits : IN std logic vector(2 DOWNTO 0);
34
35
                       count val : IN std logic vector(3 DOWNTO 0);
36
                       clk
                                : IN std_logic;
37
                       mux_ctrl : OUT std_logic_vector(2 DOWNTO 0);
                      loadreg : OUT std logic;
38
39
                      shiftreg : OUT std logic;
                              : OUT std_logic;
40
                      count
41
                       addreg
                                : OUT std logic;
42
                                : OUT std logic);
                      busy
              END COMPONENT;
43
44
          COMPONENT Lab4_RegD
45
              PORT (maxval : IN std logic vector(3 DOWNTO 0);
46
                     loadreg : IN std_logic;
47
48
                              : IN std logic;
                       count
49
                               : IN std logic;
                       clk
50
                       output : OUT std logic vector(3 DOWNTO 0));
              END COMPONENT;
51
52
      BEGIN
53
          Ctrl: Lab4 Ctrl
54
              PORT MAP ( start => start,
55
                           regB bits => "111",
56
                               count val => regD out,
57
                               clk => clk,
                               mux ctrl => mux ctrl,
59
                               loadreg => loadreg.
60
                               shiftreg => shiftreg,
61
                               count => count.
62
                               addreg => addreg,
63
                               busy => busy ):
64
          RegD: Lab4 RegD
65
66
               PORT MAP ( maxval => "1001",
67
                           loadreg => loadreg,
68
                               count => count,
69
                               clk => clk.
70
                               output => RegD_out );
71
   END Lab4_Ctrl_tst_B;
```

A.4.2.2: Controller and Counter Test Bench

```
28 LIBRARY ieee;
29 USE ieee.std logic 1164.all;
30
31 ENTITY Lab4_Ctrl_tst_vhd_tst IS
32
    END Lab4 Ctrl tst vhd tst;
33 ARCHITECTURE Lab4 Ctrl tst arch OF Lab4 Ctrl tst vhd tst
34 -- constants
35
     --- signals
     SIGNAL addreg : STD_LOGIC;
36
37
     SIGNAL busy : STD LOGIC;
38
     SIGNAL clk : STD LOGIC;
39
      SIGNAL count : STD LOGIC;
40
     SIGNAL loadreg : STD LOGIC;
41
     SIGNAL mux ctrl : STD LOGIC VECTOR (2 DOWNTO 0);
42
     SIGNAL shiftreg : STD LOGIC;
43
      SIGNAL start : STD LOGIC;
44 COMPONENT Lab4_Ctrl_tst
45
        PORT (
         addreg : OUT STD LOGIC;
46
47
         busy : OUT STD LOGIC;
48
         clk : IN STD LOGIC;
49
        count : BUFFER STD LOGIC;
50
         loadreg : BUFFER STD LOGIC;
         mux ctrl : OUT STD LOGIC VECTOR(2 DOWNTO 0);
51
         shiftreg : OUT STD LOGIC;
52
         start : IN STD LOGIC
53
54
         );
     -END COMPONENT;
55
56
     BEGIN
         i1 : Lab4_Ctrl_tst
57
58
         PORT MAP (
     -- list connections between master ports and signals
59
60
        addreg => addreg,
61
         busy => busy,
62
         clk => clk,
         count => count,
63
64
        loadreg => loadreg,
65
         mux ctrl => mux ctrl,
66
         shiftreg => shiftreg,
67
         start => start
68
         );
69 Hinit : PROCESS
      -- variable declarations
71
     BEGIN
72
              -- code that executes only once
73
      WAIT;
     -END PROCESS init;
74
75 Halways : PROCESS
76 -- optional sensitivity list
     -- (
               )
     --- variable declarations
78
79 BEGIN
80
            -- Pulse start signal to observe required behavior --
81
            start <= '0'; wait for 10 ps;
             start <= '1'; wait for 500 ps;
82
             start <= '0';
83
84 WAIT;
85 -END PROCESS always;
86 clock : PROCESS
87
   BEGIN
88
      clk <= '0'; wait for 5 ps;
        clk <= '1'; wait for 5 ps;
89
   END PROCESS clock;
END Lab4_Ctrl_tst_arch;
90
91
```

A.4.3: N + 1 Bit Adder VHDL Code

A.4.4: N + 1 Bit Adder Test Bench

```
USE ieee.std_logic_1164.all;
      ENTITY Lab4 Adder_whd_tst IS
END Lab4_Adder_whd_tst;
      ARCHITECTURE Lab4_Adder_arch OF Lab4_Adder_whd_tst IS -- constants
         -- signals
35
36
         SIGNAL c_in : STD_LOGIC;
SIGNAL c_out : STD_LOGIC;
         SIGNAL multiplicand : STD_LOGIC_VECTOR(18 DOWNTO 0);
SIGNAL partial_product : STD_LOGIC_VECTOR(18 DOWNTO 0);
SIGNAL sum : STD_LOGIC_VECTOR(18 DOWNTO 0);
             PORT (
c_in : IN STD_LOGIC;
41
               c_out : OUT STD_LOGIC;
44
45
               multiplicand : IN STD_LOGIC_VECTOR(18 DOWNTO 0);
partial_product : IN STD_LOGIC_VECTOR(18 DOWNTO 0);
sum : OUT STD_LOGIC_VECTOR(18 DOWNTO 0)
46
47
48
         END COMPONENT;
         BEGIN
            i1 : Lab4_Adder
51
52
         PORT MAP (
-- list connections between master ports and signals
            c_in => c_in,
c_out => c_out,
multiplicand => multiplicand,
54
56
57
               partial_product => partial_product,
               sum => sum
      init : PROCESS
         -- variable declarations
61
62
         BEGIN
                     -- code that executes only once
                     c_in <= '0';
multiplicand <= "0000000001111111111";
partial_product <= "0000000000000000"; wait for 25 ps;
partial_product <= "111111111000000000"; wait for 25 ps;
partial_product <= "1111111111000000000";
63
64
65
66
67
68
69
         WAIT;
         --- optional sensitivity list
       always : PROCESS
         -- variable declarations
         BEGIN
                     -- code executes for every event on sensitivity list
         -END PROCESS always:
         -END Lab4 Adder arch;
```

A.4.5: 2-to-1 Multiplexer VHDL Code

```
⊞_-- Ryan Barker --
      LIBRARY ieee;
      USE ieee.std_logic_1164.all;
      -- Declare adder multiplexer --
13 ENTITY Lab4_Adder_Mux IS
       GENERIC (N : INTEGER := 18);
PORT (partial_product : IN std_logic_vector(N DOWNTO 0);
          loadreg : IN std_logic;
output : OUT std_logic_vector(N DOWNTO 0));
    END Lab4_Adder_Mux;
     -- Architecture of adder multiplexer --
     ARCHITECTURE Lab4_Adder_Mux_B OF Lab4_Adder_Mux IS
   BEGIN mu
          multiplex: PROCESS (partial_product, loadreg)
23
          BEGIN
25
              CASE loadreg IS
26
                  WHEN '0' =>
                       output <= partial_product;
                  WHEN '1' =>
                     zeroes: FOR i IN 0 TO N LOOP
29
                      output(i) <= '0';
END LOOP;</pre>
                   WHEN OTHERS =>
                       -- Impossible
34
                       error: FOR i IN 0 TO N LOOP
                          output(i) <= '0';
              END CASE:
          END PROCESS multiplex;
      END Lab4_Adder_Mux_B;
```

A.4.6: 2-to-1 Multiplexer Test Bench

```
USE ieee.std_logic_1164.all;
31 FENTITY Lab4 Adder Mux vhd tst IS
    END Lab4 Adder Mux vhd tst;
    ARCHITECTURE Lab4_Adder_Mux_arch OF Lab4_Adder_Mux_whd_tst IS
35
     -- signals
     SIGNAL loadreg : STD_LOGIC;
36
     SIGNAL output : STD_LOGIC_VECTOR(18 DOWNTO 0);
     SIGNAL partial_product : STD_LOGIC_VECTOR(18 DOWNTO 0);
   COMPONENT Lab4_Adder_Mux
        PORT (
41
         loadreg : IN STD_LOGIC;
         output : OUT STD_LOGIC_VECTOR(18 DOWNTO 0);
42
         partial_product : IN STD_LOGIC_VECTOR(18 DOWNTO 0)
43
44
45
     -END COMPONENT;
         i1 : Lab4_Adder_Mux
48
         PORT MAP (
49
     -- list connections between master ports and signals
         loadreg => loadreg,
51
         output => output,
         partial_product => partial_product
54
    minit : PROCESS
      -- variable declarations
     BEGIN
56
               - code that executes only once
58
             partial_product <= "111111111111111111";
             loadreg <= '1'; wait for 25 ps;
60
             loadreg <= '0';</pre>
     WATT:
61
     -END PROCESS init;
62
    always : PROCESS
63
    -- optional sensitivity list
66
     --- variable declarations
67
     BEGIN
             -- code executes for every event on sensitivity list
68
     -END PROCESS always;
    END Lab4_Adder_Mux_arch;
```

Appendix A.5: Overall Circuit

A.5.1: Bit Pair Multiplier VHDL Code

```
⊞-- Ryan Barker --
8
     LIBRARY ieee;
9
10
    USE ieee.math real.all;
     USE ieee.numeric std.all;
12
    USE ieee.std logic 1164.all;
13
14 -- Declare Bit Pair Multiplier --
15 ENTITY Lab4 IS
16
        GENERIC (N : INTEGER := 18);
17
                      : IN std logic;
        PORT (start
              multiplicand : IN std logic vector(N - 1 DOWNTO 0);
18
19
              multiplier : IN std logic vector(N - 1 DOWNTO 0);
                          : IN std logic;
20
21
                            : OUT std logic;
                busy
               product : OUT std logic vector((2 * N) - 1 DOWNTO 0));
22
    END Lab4;
23
24
25
    -- Architecture of Bit Pair Multiplier --
    ■ARCHITECTURE Lab4 B OF Lab4 IS
         -- Signals for Registers and Adder --
28
                          : std logic vector (N DOWNTO 0);
         SIGNAL regA out
29
         SIGNAL regA mux out : std logic vector(N DOWNTO 0);
30
          SIGNAL adder out : std logic vector(N DOWNTO 0);
          SIGNAL adder mux out : std logic vector(N DOWNTO 0);
31
32
          SIGNAL regC out : std logic vector(N DOWNTO 0);
          SIGNAL regC to regB : std logic vector(1 DOWNTO 0);
33
          SIGNAL regB to ctrl : std logic vector(2 DOWNTO 0);
34
35
          SIGNAL regB_out : std_logic_vector(N - 1 DOWNTO 0);
36
          SIGNAL regD out
                             : std logic vector(3 DOWNTO 0);
37
38
          -- Signals from Controller --
39
          SIGNAL loadreg
                           : std logic;
40
          SIGNAL addreg
                          : std logic;
          SIGNAL load or add : std logic;
41
          SIGNAL shift
42
                              : std logic;
43
          SIGNAL count
                             : std logic;
44
          SIGNAL regA mux ctrl : std logic vector(2 DOWNTO 0);
45
          -- Begin Adding Everything:
46
47
         COMPONENT Lab4 Ctrl
59
60
         COMPONENT Lab4 RegA
66
67
         COMPONENT Lab4 RegB
76
77
         COMPONENT Lab4 RegC
85
86
         COMPONENT Lab4 RegD
93
94
         COMPONENT Lab4 RegA Mux
```

```
COMPONENT Lab4 Adder Mux
106
           COMPONENT Lab4 Adder
113
           load_or_add <= loadreg OR addreg;</pre>
114
115
116
           Ctrl: Lab4 Ctrl
117
               PORT MAP ( start => start,
118
                             regB_bits => regB_to_ctrl,
                                 count_val => regD_out,
119
                                 clk => clk,
121
                                 mux ctrl => regA mux ctrl,
                                 loadreg => loadreg,
                                 shiftreg => shift,
124
                                 count => count,
                                 addreg => addreg,
126
                                 busy => busy );
127
            RegA: Lab4_RegA
129
                PORT MAP ( multiplicand => multiplicand,
                             loadreg => loadreg,
                                 clk => clk,
132
                                 output => regA out );
133
134
           RegB: Lab4_RegB
135
                PORT MAP ( multiplier => multiplier,
                             regC_bits => regC_to_regB,
136
137
                                 loadreg => loadreg,
                                 shift => shift,
138
                                 clk => clk.
139
140
                                 bits_out => regB_to_ctrl,
141
                                 output => regB_out );
142
143
            RegC: Lab4 RegC
                PORT MAP ( partial_product => adder_mux_out,
144
145
                                 loadreg => load or add,
146
                                 shift => shift,
147
                                 clk => clk,
148
                                 bits_out => regC_to_regB,
                                 output => regC_out );
149
151
           RegD: Lab4 RegD
                PORT MAP ( maxval => std_logic_vector(to_unsigned((N / 2), 4)),
152
                             loadreg => loadreg,
154
                                 count => count,
155
                                 clk => clk,
                                 output => RegD out );
156
157
158
            RegA Mux: Lab4 RegA Mux
159
                PORT MAP ( regA_out => regA_out,
160
                           mux_ctrl => regA_mux_ctrl,
161
                                output => regA mux out );
162
163
            Adder_Mux: Lab4_Adder_Mux
164
                PORT MAP ( partial product => adder out,
165
                           loadreg => loadreg.
166
                               output => adder_mux_out );
167
168
            Adder: Lab4 Adder
169
                PORT MAP ( partial_product => regC_out,
                               multiplicand => regA_mux_out,
171
                               c in => '0',
                                sum => adder_out );
172
173
174
           -- Product -
175
           product((2*N) - 1 DOWNTO N) <= regC_out(N - 1 DOWNTO 0);</pre>
176
           product(N - 1 DOWNTO 0) <= regB_out;</pre>
177
      END Lab4 B;
```

99

A.5.2.1: Multiplier Test Bench 1

```
LIBRARY ieee;
     USE ieee.std_logic_1164.all;
28
29
   ENTITY Lab4 vhd tst IS
30
    END Lab4_vhd_tst;
31
32
    ARCHITECTURE Lab4 arch OF Lab4 vhd tst IS
33
     -- constants
     --- signals
34
35
     SIGNAL busy : STD_LOGIC;
     SIGNAL clk : STD LOGIC;
36
      SIGNAL multiplicand : STD LOGIC VECTOR (17 DOWNTO 0);
37
     SIGNAL multiplier : STD LOGIC VECTOR(17 DOWNTO 0);
38
39
      SIGNAL product : STD_LOGIC_VECTOR(35 DOWNTO 0);
40
      SIGNAL start : STD LOGIC;
    COMPONENT Lab4
41
42
         PORT (
         busy : OUT STD_LOGIC;
43
         clk : IN STD LOGIC;
44
45
         multiplicand : IN STD LOGIC VECTOR (17 DOWNTO 0);
         multiplier : IN STD LOGIC VECTOR(17 DOWNTO 0);
46
         product : OUT STD_LOGIC_VECTOR(35 DOWNTO 0);
47
48
          start : IN STD_LOGIC
49
          ):
     -END COMPONENT;
51
      BEGIN
52
         i1 : Lab4
53
          PORT MAP (
54
      -- list connections between master ports and signals
55
        busy => busy,
56
         clk => clk,
57
         multiplicand => multiplicand,
58
         multiplier => multiplier,
59
         product => product,
60
         start => start
61
         );
   init : PROCESS
62
63
      -- variable declarations
64
      BEGIN
              -- Test a positive times a positive --
65
             start <= '0';
66
67
              multiplicand <= "010101010101010101";
               multiplier <= "00000000000000001"; wait for 10 ps;
68
                start <= '1'; wait for 10 ps;
69
               start <= '0';
70
72
                wait for 300 ps;
73
74
                -- Try opposite order --
75
               multiplicand <= "0000000000000000000001";
76
               multiplier <= "010101010101010101"; wait for 10 ps;
               start <= '1'; wait for 10 ps;
77
   WAIT;
     -END PROCESS init;
   always : PROCESS
    -- optional sensitivity list
     -- variable declarations
85
86
            -- code executes for every event on sensitivity list
     WAIT:
88
     -END PROCESS always;
   clock : PROCESS
     BEGIN
        clk <= '0'; wait for 5 ps;
        clk <= '1'; wait for 5 ps;
    -END PROCESS clock;
    END Lab4_arch;
```

A.5.2.2: Multiplier Test Bench 2

```
LIBRARY ieee;
     USE ieee.std_logic_1164.all;
29
30
 31 ENTITY Lab4 2 vhd tst IS
32 END Lab4 2 vhd tst;
 33 ARCHITECTURE Lab4 arch2 OF Lab4 2 vhd tst IS
 34 =-- constants
      --- signals
 35
 36
       SIGNAL busy : STD_LOGIC;
 37
       SIGNAL clk : STD LOGIC;
       SIGNAL multiplicand : STD LOGIC VECTOR (17 DOWNTO 0);
 38
 39
       SIGNAL multiplier : STD LOGIC VECTOR(17 DOWNTO 0);
       SIGNAL product : STD LOGIC VECTOR (35 DOWNTO 0);
 40
 41
       SIGNAL start : STD_LOGIC;
 42 COMPONENT Lab4
          PORT (
43
 44
          busy : OUT STD LOGIC;
          clk : IN STD LOGIC;
 45
          multiplicand : IN STD_LOGIC_VECTOR(17 DOWNTO 0);
46
 47
          multiplier : IN STD_LOGIC_VECTOR(17 DOWNTO 0);
          product : OUT STD LOGIC VECTOR (35 DOWNTO 0);
48
          start : IN STD_LOGIC
49
 50
      END COMPONENT;
51
       BEGIN
52
 53
          i1 : Lab4
54
          PORT MAP (
55
       -- list connections between master ports and signals
 56
          busy => busy,
57
          clk => clk.
58
          multiplicand => multiplicand,
 59
          multiplier => multiplier,
60
          product => product,
          start => start
61
 62
          ):
     init : PROCESS
 63
       -- variable declarations
 64
       BEGIN
 65
 66
               -- Test a negative times a positive --
              start <= '0';
 67
68
               multiplicand <= "10101010101010101010";
 69
               multiplier <= "00000000000000001"; wait for 10 ps;
                start <= '1'; wait for 10 ps;
 70
                start <= '0';
 71
 72
 73
                wait for 300 ps;
 74
 75
                -- Try opposite order --
 76
                multiplicand <= "0000000000000000000001";
 77
                multiplier <= "101010101010101010"; wait for 10 ps;
 78
                start <= '1'; wait for 10 ps;
79
             start <= '0';
      WATT:
 80
 81
     -END PROCESS init;
 82
     always : PROCESS
 83
     -- optional sensitivity list
 84
 85
      --- variable declarations
 86
      BEGIN
 87
              -- code executes for every event on sensitivity list
 88
      WAIT;
 89
      -END PROCESS always;
     clock : PROCESS
      BEGIN
         clk <= '0'; wait for 5 ps;
 92
         clk <= '1'; wait for 5 ps;
      -END PROCESS clock;
     END Lab4 arch2;
 95
96
```

A.5.2.3: Multiplier Test Bench 3

```
LIBRARY ieee;
29
     USE ieee.std logic 1164.all;
30
31 ENTITY Lab4_3_vhd_tst IS
32 END Lab4_3_vhd_tst;
33 ARCHITECTURE Lab4 arch3 OF Lab4_3 vhd_tst IS
34 d-- constants
      -- signals
35
     SIGNAL busy : STD LOGIC;
36
      SIGNAL clk : STD_LOGIC;
37
      SIGNAL multiplicand : STD LOGIC VECTOR(17 DOWNTO 0);
38
39
      SIGNAL multiplier : STD_LOGIC_VECTOR(17 DOWNTO 0);
      SIGNAL product : STD LOGIC VECTOR (35 DOWNTO 0);
40
     SIGNAL start : STD_LOGIC;
41
42 COMPONENT Lab4
43
         PORT (
44
         busy : OUT STD_LOGIC;
45
         clk : IN STD_LOGIC;
         multiplicand : IN STD LOGIC VECTOR (17 DOWNTO 0);
46
         multiplier : IN STD LOGIC VECTOR(17 DOWNTO 0);
47
         product : OUT STD LOGIC VECTOR (35 DOWNTO 0);
48
49
          start : IN STD_LOGIC
50
      -END COMPONENT;
51
52
     BEGIN
53
         i1 : Lab4
54
         PORT MAP (
55
      -- list connections between master ports and signals
        busy => busy,
57
         clk => clk,
58
         multiplicand => multiplicand.
59
         multiplier => multiplier,
60
         product => product,
61
          start => start
62
63 Hinit : PROCESS
      -- variable declarations
64
65
      BEGIN
66
              -- Test a negative times a negative --
             start <= '0';
              multiplicand <= "10101010101010101010";
68
              multiplier <= "1111111111111111"; wait for 10 ps;
69
               start <= '1'; wait for 10 ps;
               start <= '0';
71
72
73
               wait for 300 ps;
74
75
               -- Try opposite order --
              multiplicand <= "11111111111111111";
76
              multiplier <= "101010101010101010"; wait for 10 ps;</pre>
               start <= '1'; wait for 10 ps;
78
79
             start <= '0';
      WAIT;
80
     -END PROCESS init;
81
82 Halways : PROCESS
83
     -- optional sensitivity list
84
      -- (
      -- variable declarations
85
86
      BEGIN
87
              -- code executes for every event on sensitivity list
88
     WAIT:
89
     -END PROCESS always;
90 clock : PROCESS
     BEGIN
91
         clk <= '0'; wait for 5 ps;
92
         clk <= '1'; wait for 5 ps;
93
94
     -END PROCESS clock;
95 END Lab4_arch3;
96
```

A.5.2.4: Multiplier Test Bench 4

LIBRARY ieee;

```
29
   USE ieee.std logic 1164.all;
30
31
    ENTITY Lab4_4_vhd_tst IS
32
   END Lab4 4 vhd tst;
33 ARCHITECTURE Lab4_arch4 OF Lab4_4_vhd_tst IS
34
    -- constants
35
      -- signals
      SIGNAL busy : STD_LOGIC;
36
37
      SIGNAL clk : STD LOGIC;
      SIGNAL multiplicand : STD LOGIC VECTOR (17 DOWNTO 0);
38
      SIGNAL multiplier : STD_LOGIC_VECTOR(17 DOWNTO 0);
39
40
      SIGNAL product : STD_LOGIC_VECTOR(35 DOWNTO 0);
     SIGNAL start : STD LOGIC;
41
42 COMPONENT Lab4
         PORT (
43
44
         busy : OUT STD LOGIC;
         clk : IN STD LOGIC;
45
46
         multiplicand : IN STD LOGIC VECTOR (17 DOWNTO 0);
         multiplier : IN STD LOGIC VECTOR(17 DOWNTO 0);
47
         product : OUT STD_LOGIC_VECTOR(35 DOWNTO 0);
48
49
         start : IN STD LOGIC
50
         );
     -END COMPONENT;
51
52
     BEGIN
53
         i1 : Lab4
54
         PORT MAP (
55
      -- list connections between master ports and signals
56
        busy => busy,
57
         clk => clk,
58
         multiplicand => multiplicand,
59
         multiplier => multiplier,
60
         product => product,
61
         start => start
62
         );
   init : PROCESS
63
64
      -- variable declarations
65
66
             -- Test positive number lower bound
67
             start <= '0';
68
             multiplicand <= "000000000000000000";
              multiplier <= "010101010101010101"; wait for 10 ps;
69
70
               start <= '1'; wait for 10 ps;
71
               start <= '0';
72
73
               wait for 300 ps;
74
75
               -- Test positive number upper bound --
76
              multiplicand <= "01111111111111111";
77
              multiplier <= "01111111111111111"; wait for 10 ps;
               start <= '1'; wait for 10 ps;
78
79
             start <= '0';
     WAIT;
    -END PROCESS init;
81
   always : PROCESS
82
83
    -- optional sensitivity list
84
     -- variable declarations
85
86
    BEGIN
             -- code executes for every event on sensitivity list
87
88
     WAIT;
89
    -END PROCESS always;
90 clock : PROCESS
91
    BEGIN
92
        clk <= '0'; wait for 5 ps;
93
         clk <= '1'; wait for 5 ps;
94
    -END PROCESS clock;
    END Lab4_arch4;
95
96
```

A.5.2.5: Multiplier Test Bench 5

```
28 LIBRARY ieee;
29 USE ieee.std_logic_1164.all;
30
 31 ENTITY Lab4_5_vhd_tst IS
     END Lab4_5_vhd_tst;
 33 ARCHITECTURE Lab4 arch5 OF Lab4 5 vhd tst IS
 34
    -- constants
      -- signals
 35
      SIGNAL busy : STD LOGIC;
 36
      SIGNAL clk : STD LOGIC:
37
 38
      SIGNAL multiplicand : STD_LOGIC_VECTOR(17 DOWNTO 0);
      SIGNAL multiplier : STD_LOGIC_VECTOR(17 DOWNTO 0);
39
      SIGNAL product : STD_LOGIC_VECTOR(35 DOWNTO 0);
 40
 41
      SIGNAL start : STD_LOGIC;
 42
    COMPONENT Lab4
          PORT (
 43
 44
          busy : OUT STD LOGIC;
 45
          clk : IN STD LOGIC;
          multiplicand : IN STD LOGIC VECTOR (17 DOWNTO 0);
46
          multiplier : IN STD_LOGIC_VECTOR(17 DOWNTO 0);
 47
          product : OUT STD_LOGIC_VECTOR(35 DOWNTO 0);
48
 49
          start : IN STD_LOGIC
          );
 51
      END COMPONENT;
      BEGIN
 53
 54
          PORT MAP (
 55
      -- list connections between master ports and signals
         busy => busy,
 56
57
          clk => clk.
58
          multiplicand => multiplicand.
59
          multiplier => multiplier,
60
          product => product,
 61
          start => start
    init : PROCESS
 63
64
        - variable declarations
 65
              -- Test negative number lower bound --
66
              start <= '0':
 67
              multiplicand <= "11111111111111111";
68
               multiplier <= "000000000000000001"; wait for 10 ps;
69
               start <= '1'; wait for 10 ps;
               start <= '0';
               wait for 300 ps;
 75
                -- Test negative number upper bound --
               multiplicand <= "100000000000000000;
 76
               multiplier <= "1000000000000000"; wait for 10 ps;
               start <= '1'; wait for 10 ps;
              start <= '0';
     WAIT:
80
81
     END PROCESS init;
82 Halways : PROCESS
83 =-- optional sensitivity list
     -- (
84
85
      --- variable declarations
86
     BEGIN
87
              -- code executes for every event on sensitivity list
     WAIT:
88
89
     -END PROCESS always;
90 dclock : PROCESS
91
     BEGIN
         clk <= '0'; wait for 5 ps;
92
          clk <= '1'; wait for 5 ps;
93
     -END PROCESS clock;
    END Lab4_arch5;
95
96
```

Appendix A.C: The Fully Expanded Circuit in the RTL Viewer

