



High-performance Video Super-resolution using the Zynq-7000 SoC

Author:

Reich CANLAS

Adviser:

Engr. Carlo OCHOTORENA

*In partial fulfillment of the requirements
for the degree of Master of Science*

in

Electronics and Communications Engineering

April 2015

Declaration of Authorship

I, Reich CANLAS, declare that this thesis titled, 'High-performance Video Super-resolution using the Zynq-7000 SoC' and the work presented in it are my own. I confirm that:

- This work was done wholly or mainly while in candidature for a research degree at this University.
- Where any part of this thesis has previously been submitted for a degree or any other qualification at this University or any other institution, this has been clearly stated.
- Where I have consulted the published work of others, this is always clearly attributed.
- Where I have quoted from the work of others, the source is always given. With the exception of such quotations, this thesis is entirely my own work.
- I have acknowledged all main sources of help.
- Where the thesis is based on work done by myself jointly with others, I have made clear exactly what was done by others and what I have contributed myself.

Signed:

Date:

“Thanks to my solid academic training, today I can write hundreds of words on virtually any topic without possessing a shred of information, which is how I got a good job in journalism.”

Dave Barry

DE LA SALLE UNIVERSITY

Abstract

Gokongwei College of Engineering
Electronics and Communications Engineering

Master of Science

High-performance Video Super-resolution using the Zynq-7000 SoC

by Reich CANLAS

The Thesis Abstract is written here (and usually kept to just this page). The page is kept centered vertically so can expand into the blank space above the title too. . .

Acknowledgements

I thank sir Carlo Ochotorena for his valuable insights into the super-resolution problem. None of this would be possible without his help. . .

Contents

Declaration of Authorship	i
Abstract	iii
Acknowledgements	iv
Contents	v
List of Figures	vii
List of Tables	viii
Abbreviations	ix
1 INTRODUCTION	1
1.1 Background of the Study	1
1.2 Statement of the Problem	2
1.3 Objectives of the Study	2
1.3.1 General Objective	2
1.3.2 Specific Objectives	2
1.4 Scope and Limitations of the Study	3
2 REVIEW OF RELATED LITERATURE	4
2.1 Image Super-resolution	4
2.1.1 Image Quality Assessment (IQA)	5
2.1.2 Image Observation Model	5
2.1.3 Frequency Domain	5
2.1.4 Interpolation-restoration	6
2.1.5 Statistical Methods	6
2.1.6 Set-theoretic Methods	6
2.1.7 Methods Based on Sparse Representations	6

2.1.8	Dictionary Learning Methods	6
2.1.9	Computational Intelligence Methods	7
2.2	Challenges in Image SR	7
2.2.1	Image Registration	8
2.2.2	Edge preservation	8
2.3	Video super-resolution	8
2.3.1	Mathematical Methods	9
2.3.2	Computational Intelligence Methods	9
2.4	High Performance Computing Platforms	9
2.4.1	Graphics Processing Units	9
2.4.2	Manycore Coprocessors	10
2.4.3	Field Programmable Gate Arrays (FPGAs)	10
2.4.4	Design Considerations and Strategies	11
2.4.4.1	Use in super-resolution applications	11
2.4.4.2	As video processors	11
2.5	Comparison of CPU, GPU and FPGA	11
2.6	Zynq-7000 System-on-a-chip	12
3	CONCEPTUAL FRAMEWORK	13
3.1	Research Process	13
3.1.1	Evaluation of state-of-the-art algorithms	13
3.1.2	Modifications for speed and quality	13
3.1.3	FPGA Deployment and Comparative Tests	13
3.1.4	Exploiting parallelism for FPGAs	13
3.2	Data Flow	13
4	METHODOLOGY	14
4.0.1	Evaluation of state-of-the-art algorithms	14
4.0.2	Modifications for speed and quality	14
4.0.3	FPGA Deployment and Comparative Tests	14
4.0.4	Exploiting parallelism for FPGAs	15
4.1	Data Flow	15
4.2	Tools to be Used	15
5	SUMMARY	16
A	Gantt Chart	17
B	Proposed Budget	18

List of Figures

List of Tables

Abbreviations

GPU	G raphics P rocessing U nit
CPU	C entral P rocessing U nit
SR	S uper- R esolution
PSNR	P eak S ignal-to- N oise R atio
SSIM	S tructural S imilarity I ndex M easure
FPGA	F ield P rogrammable G ate A rray

Chapter 1

INTRODUCTION

1.1 Background of the Study

The search for ever higher screen resolutions led to the advent of ultra high definition television screens and monitors. However, to date, common video sources do not use the full capability of most high-resolution televisions of today.

Super-resolution is the process of rendering or recovering a larger image or video given some low-resolution source ([Dong, Loy, & He, 2014](#)). Super-resolution finds its applications in diverse fields of study. Examples include video surveillance, in [Caner, a.M. Tekalp, and Heinzelman \(2003\)](#) and [Zhang, Zhang, Shen, and Li \(2010\)](#), medical imaging in [Malczewski and Stasinski \(2008\)](#), and satellite imaging (cite here). Multi-frame image super-resolution methods use a set of LR images to construct an HR image by exploring the spatial correlations in that set ([Cheng, Hwang, Jeng, & Lin, 2013](#)). This kind of SR is applicable in laboratory settings. In other cases, single frame SR is more appropriate. These methods try to extract information from only one HR image, making the task much more difficult than multi-frame.

1.2 Statement of the Problem

In many applications such as super-HD (4K) TV, super resolution has to be performed in real time (Shen, Wu, & Deng, 2014). However, as noted by Ishizaka et al. (2013) "it is several times slower than real-time" to upscale videos using commodity hardware. Besides, power consumption is also an important issue. To integrate super-resolution processing into existing systems, there must not be a drastic increase in power footprint. A number of state-of-the-art methods of SR use GPUs and manycore CPUs, which offer a degree of performance at the expense of electric power. Current solutions also have unstable frame rates (Wu, Xiang, & Lu, 2011). A class of integrated circuits known as FPGAs are demonstrate to have high performance-per-watt ratios.

We are then confronted by the problem of finding a video super-resolution system that uses a fast algorithm to generate high-quality hi-resolution videos from a low-resolution source while maintaining a relatively small power footprint.

1.3 Objectives of the Study

1.3.1 General Objective

This study aims to come up with a new video super-resolution algorithm and implement this for use on an FPGA (field programmable gate array).

1.3.2 Specific Objectives

Specifically, the study aims to tackle the following goals:

- Improve on the state-of-the-art video super-resolution algorithm in terms of PSNR (peak signal-to-noise ratio) and time complexity.

- Determine the FPGA best suited for the purpose of video super-resolution, considering processing resources and power consumption
- Profile the video super-resolution algorithm to determine performance bottlenecks
- Exploit parallelizable steps in the algorithm to further enhance suitability on an FPGA

1.4 Scope and Limitations of the Study

Since previous studies (cite something) have shown that clear upscaling is practical only at a factor of 4, it has been decided that this study should concern itself with x4 upscaling only.

Chapter 2

REVIEW OF RELATED LITERATURE

2.1 Image Super-resolution

Still-image super-resolution (SR) is the reconstruction of a high-resolution (HR) image given one, or a set of, low-resolution (LR) images. Super-resolution began as the problem of image restoration from a noisy signal ([Helstrom, 1967](#)). The first known work that directly tackled SR is that of [Tsai and Huang \(1984\)](#). Traditionally, super-resolution of images is performed with several observed LR images. This is done in order to remove artifacts introduced by the low-resolution camera sensor ([Yang & Huang, 2010](#)). There is another approach which involves only a single observation or image. The limited set of data severely limits the quality obtainable, thus the SR problem becomes ill-posed ([Yang & Huang, 2010](#)).

Super-resolution is necessary in the following fields of interest ([Yang & Huang, 2010](#)):

- Surveillance video:
- Satellite imaging:
- Medical imaging: In [Malczewski and Stasinski \(2008\)](#), multi-frame SR is accomplished by taking advantage of small spatial shifts in the LR image set.

- Video upscaling: This is the main premise of the present study, as with the rest of the papers cited in this chapter.

2.1.1 Image Quality Assessment (IQA)

Quantification of quality is a prerequisite in the improvement of the SR algorithm to be developed. Currently, there are two primary measures of output image quality in SR, namely, the Peak Signal-to-Noise Ratio (PSNR) and the Structural Similarity Index Measure (SSIM). The choice of PSNR or SSIM is typically arbitrary, with a few informal arguments favoring one or the other ([Farsiu, Robinson, Elad, & Milanfar, 2004](#)). To aid in selection of a suitable metric, an analysis of both image metrics is found in [Horé and Ziou \(2010\)](#). They state that a mathematical relationship exists between the two metrics, thus making it possible to predict the PSNR from the SSIM and vice-versa. They only differ in their sensitivity to image degradations as introduced by noise, compression, and hardware limitations.

A recent addition to the list of metrics is the FSIM (Feature Similarity Index Measure) ([Zhang, Zhang, Mou, & Zhang, 2011](#)).

To the present day, super-resolution remains an active area of research. The following sections present various approaches to SR that rely on several different models.

2.1.2 Image Observation Model

Several factors affect the output of a digital system, including finite aperture size and finite sensor size ([Yang & Huang, 2010](#)).

2.1.3 Frequency Domain

The first SR paper as authored by [Tsai and Huang \(1984\)](#) describes the SR process in the frequency domain. Their algorithm takes advantage of the shift and aliasing properties of the

continuous and discrete Fourier transforms, given a set of multiple shifted low resolution images. A few extensions have been proposed, such as ([Yang & Huang, 2010](#))

2.1.4 Interpolation-restoration

([Yang, Wright, Huang, & Ma, 2010](#))

2.1.5 Statistical Methods

Hello ([Yang & Huang, 2010](#))

2.1.6 Set-theoretic Methods

Hello ([Yang & Huang, 2010](#))

2.1.7 Methods Based on Sparse Representations

The relative absence of data in the low resolution patches makes it reasonable to consider the LR patch space as a sparse representation of the HR patch space.

[Zeyde, Elad, and Protter \(2012\)](#) proposed an algorithm that uses the Sparseland model previously developed by [Elad and Aharon \(2006\)](#).

2.1.8 Dictionary Learning Methods

Digital signal data take up too much storage space, but most of this space does not account for the most significant components of the signal it represents. Compression and alternative representations are therefore required to reduce storage size while preserving fidelity. The use

of orthogonal and bi-orthogonal bases in Dictionary learning is the process of training a set of mutually orthogonal basis vectors in order to create a dictionary matrix. This matrix can then model any signal as a combination of its columns, better known as "atoms". (citation here)

[Wright, Huang, Yang, and Ma \(2010\)](#) jointly trained a dictionary for low resolution and another for high resolution patches to enforce sparse representation similarity for both patch spaces. Their approach is also robust to noise, as it uses local sparse modeling. [Yang, Wang, Lin, Cohen, and Huang \(2012\)](#) similarly stressed the importance of learning two coupled dictionaries, (observation dictionary and latent dictionary). However, the difference in their methods is that they used a coupled dictionary learning method for single-image SR.

2.1.9 Computational Intelligence Methods

So far, the previous methods mentioned all have solid mathematical foundations. However, it has been found out (citation here) that a great number of real-world problems cannot be modeled into well-posed mathematical problems, including super-resolution. A class of algorithms under "computational intelligence" rely on mimicking natural systems to model and solve such kinds of problems.

[Dong et al. \(2014\)](#) used a deep convolutional neural network in order to

2.2 Challenges in Image SR

Researchers still struggle with the following challenges, despite years of research.

- Image Registration
- Computation Efficiency
-

2.2.1 Image Registration

Image registration is the process of mapping two images both spatially and with respect to intensity ([Brown, 1992](#)). It is a computationally-intensive task ([Yang & Huang, 2010](#))

- Integrating information taken from different sensors
- finding changes in images taken at different times or under different conditions
- Inferring three dimensional information from images in which either the camera or the objects in the scene have moved
- Model-based object recognition

2.2.2 Edge preservation

It is typical in SR algorithms to lose details or edges in the output image/video. SR techniques for edge preservation have therefore been proposed. [Vishnukumar, Nair, and Wilscy \(2014\)](#) uses self-examples.

2.3 Video super-resolution

Video super-resolution is the extension of image SR to moving pictures. An additional temporal dimension can now be factored in the SR process. It can generally be divided into two categories: incremental and simultaneous ([Su, Wu, & Zhou, 2011](#)). The former category is faster but less visually consistent to the human eye. [Liu and Sun \(2014\)](#) mentions that video SR is relatively more challenging than image SR which has been studied for decades, due to the presence of an additional temporal dimension.

2.3.1 Mathematical Methods

[Liu and Sun \(2014\)](#) propose a Bayesian video SR system that can simultaneously estimate the motion, blur kernel, and noise level.

2.3.2 Computational Intelligence Methods

As in image SR, video SR is a highly nonlinear task and is amenable to processing via computational intelligence. For example, [Cheng et al. \(2013\)](#) constructed an artificial neural network that uses classifiers for video SR.

2.4 High Performance Computing Platforms

[Yang and Huang \(2010\)](#) suggest that high-performance hardware matters in tackling super-resolution problems. Typically, image SR algorithms are first developed for computer CPUs. Modern CPUs (central processing units) of computers combine high-frequency processors with a degree of parallelism to add more processing power to algorithms. Even so, the CPU is not enough to handle tasks such as SR in real-time. There are several steps in the SR process that may be implemented as parallel tasks. Following are the discussions on GPUs, manycore coprocessors, and FPGAs, three parallel platforms commonly in use today.

2.4.1 Graphics Processing Units

General-purpose computing on Graphics Processing Units GPUs (Graphics Processing Units) have been favored in recent years for this task, as it offers high amounts of parallelism (due to its multiple cores) and compatibility with existing computer systems and programming paradigms. [Wu et al. \(2011\)](#) claims 6x speedup against the same algorithm implemented on a CPU. [Shen et al. \(2014\)](#) used a real-time learning-based SR algorithm based on error feedback.

2.4.2 Manycore Coprocessors

This class of parallel processors are based off CPU architectures but have more cores than the traditional CPU and are meant to run at a lower frequency. A host CPU passes the appropriate parallel instructions to the manycore coprocessor and subsequently fetches the results of the computation. Manycore processors offer more programmability than GPUs simply by the fact that they share the same architecture as the host CPU. The only known product in this category is that of Intel MIC (Many Integrated Core) architecture ([Intel, 2014](#)).

[Ishizaka et al. \(2013\)](#) demonstrated a power-efficient real-time SR system that uses a virtual pipeline to improve the performance as well as the utilization of both the manycore and the host processors. Their set-up was able to achieve 31.5 fps, satisfying the real-time requirement. The problem with their set up is the limited adoption of the MIC platform and the power requirement of about 170 W (check the figures).

2.4.3 Field Programmable Gate Arrays (FPGAs)

FPGAs (Field Programmable Gate Arrays) are logic devices that can be reconfigured by a designer on the field after being manufactured. Since at the lowest level, logic circuits are inherently parallel and real-time, FPGAs offer optimization potential that cannot be realized when using instruction-based platforms such as CPUs and GPUs. FPGAs typically run at much lower frequencies than CPUs and GPUs, making them more power efficient. Higher-end FPGAs even offer the ability to be partially dynamically reconfigured, so that even while it is running, parts of the FPGA fabric gets their design altered ([Dye, 2012](#)). These factors makes FPGAs suitable for the most computationally-intensive real-time applications while conserving energy.

[Sirowy and Forin \(2008\)](#) investigated the reasons why an FPGA offers high speedups over instruction-based processors such as CPU, manycore, and GPU. Among these are the removal of an instruction fetch step.

2.4.4 Design Considerations and Strategies

Since the SR system of this study is to be integrated into other computing systems, it is imperative to develop an embedded system, one which consumes less space on the motherboard and uses less energy. The more power used, the more heat is generated. According to [Anderson, Dykes, and Riedel \(2003\)](#), failure rates double for every 15 degree Celsius rise in temperature. In this light, for an embedded system, the GPU and CPU are not applicable processors. [Mittal \(2014\)](#) considered using an "unconventional core" such as an FPGA to realize lower power-consumption in an embedded system. [Struyf, Beugher, Uytsel, Kanters, and Goedem \(2014\)](#)

2.4.4.1 Use in super-resolution applications

The following papers prove the feasibility of an FPGA in SR applications. [Angelopoulou, Bouganis, Cheung, and Constantinides \(2009\)](#) created a real-time video SR system on an FPGA that is robust against noise. It uses the iterative back projection algorithm. However, the system depends on an adaptive image sensor [Szydzik, Callico, and Nunez \(2011\)](#) constructed a high quality SR system on an FPGA. They were able to achieve 2x upscaling at 25 fps while using only less than 37% of FPGA resources of the state-of-the-art algorithm at that time. [Bowen and Bouganis \(2008\)](#) achieved 3x speedup over equivalent software (CPU) implementations.

2.4.4.2 As video processors

[Roth \(2011\)](#) used low-cost FPGA hardware to accomplish real-time video processing tasks such as deinterlacing, alpha blending, and frame buffering.

2.5 Comparison of CPU, GPU and FPGA

[Asano, Maruyama, and Yamaguchi \(2009\)](#) compared the performance of the CPU, GPU and FPGA in image processing applications. They noted that CPUs are consistently lagging behind

the GPU and FPGA, while the GPU is best for "naive computation methods" in which processing takes place on a per pixel basis.

[Fowers, Brown, Cooke, and Stitt \(2012\)](#) compared the performance and the energy expended by FPGAs, GPUs and multicore CPUs. This paper is significant to the present study since their focus is on sliding-window algorithms, which take the data on a per-block basis instead of per-pixel. This makes computation more efficient.

2.6 Zynq-7000 System-on-a-chip

Chapter 3

CONCEPTUAL FRAMEWORK

3.1 Research Process

3.1.1 Evaluation of state-of-the-art algorithms

The m

3.1.2 Modifications for speed and quality

3.1.3 FPGA Deployment and Comparative Tests

3.1.4 Exploiting parallelism for FPGAs

3.2 Data Flow

Chapter 4

METHODOLOGY

4.0.1 Evaluation of state-of-the-art algorithms

The state-of-the-art algorithm will first be evaluated as to its speed and output quality. The findings generated will then serve as the baseline for improvement.

4.0.2 Modifications for speed and quality

Successive modifications for speed and output quality will be performed until the improvements are sufficient to guarantee state-of-the-art status. Initially, these measurements will be performed in the CPU. This process is iterative. The criteria are at least +1dB increase in quality and at least 4x speedup.

4.0.3 FPGA Deployment and Comparative Tests

If the criteria are met in the CPU version of the algorithm, the next step is to parallelize using the available FPGA resources. A specialized architecture will be defined

4.0.4 Exploiting parallelism for FPGAs

4.1 Data Flow

4.2 Tools to be Used

The initial algorithm runs will be performed on a computer with an Intel Core i7 3632QM Processor 2.2 GHz, 16GB RAM, NVIDIA GeForce GT 730M 2GB. The FPGA to be used is the Xilinx Zynq-7000 SoC (embedded CPU+FPGA) on a Digilent Zedboard. Using this SoC combines the easy programmability of an embedded CPU with the fine-grained parallelism of an FPGA. The software consists of MATLAB 2015a and Xilinx Vivado Design Suite 2014.2.

Chapter 5

SUMMARY

In summary, the system to be developed is a reading

Appendix A

Gantt Chart

Write your Appendix content here.

Appendix B

Proposed Budget

Write your Appendix content here.

References

- Anderson, D., Dykes, J., & Riedel, E. (2003). More than an interface - SCSI vs. ATA. In *Proceedings of fast '03: 2nd unix conference on file and storage technologies* (pp. 245–257).
- Angelopoulou, M. E., Bouganis, C.-S., Cheung, P. Y. K., & Constantinides, G. a. (2009). Robust Real-Time Super-Resolution on FPGA and an Application to Video Enhancement. *ACM Transactions on Reconfigurable Technology and Systems*, 2(4), 1–29. doi: 10.1145/1575779.1575782
- Asano, S., Maruyama, T., & Yamaguchi, Y. (2009). Performance comparison of FPGA, GPU and CPU in image processing. *FPL 09: 19th International Conference on Field Programmable Logic and Applications*, 126–131. doi: 10.1109/FPL.2009.5272532
- Bowen, O., & Bouganis, C. (2008). Real-time image super resolution using an FPGA. *Field Programmable Logic and ...*, 89–94. Retrieved from http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4629913
- Brown, L. G. (1992). A survey of image registration techniques. *ACM Computing Surveys*, 24(4), 325–376. doi: 10.1145/146370.146374
- Caner, G., a.M. Tekalp, & Heinzelman, W. (2003). Super resolution recovery for multi-camera surveillance imaging. *2003 International Conference on Multimedia and Expo. ICME '03. Proceedings (Cat. No.03TH8698), 1*. doi: 10.1109/ICME.2003.1220866
- Cheng, M. H., Hwang, K. S., Jeng, J. H., & Lin, N. W. (2013). Classification-based video super-resolution using artificial neural networks. *Signal Processing*, 93(9), 2612–2625. Retrieved from <http://dx.doi.org/10.1016/j.sigpro.2013.02.013> doi: 10.1016/j.sigpro.2013.02.013

- Dong, C., Loy, C. C., & He, K. (2014). Image Super-Resolution Using Deep Convolutional Networks. *arXiv preprint*, 1–14.
- Dye, D. (2012). *Partial Reconfiguration of Xilinx FPGAs Using ISE Design Suite* (Vol. 374).
- Elad, M., & Aharon, M. (2006). Image denoising via learned dictionaries and sparse representation. *Proceedings of the IEEE Computer Society Conference on Computer Vision and Pattern Recognition, 1*, 895–900. doi: 10.1109/CVPR.2006.142
- Farsiu, S., Robinson, D., Elad, M., & Milanfar, P. (2004). Advances and challenges in super-resolution. *International Journal of Imaging Systems and Technology, 14*(2), 47–57. doi: 10.1002/ima.20007
- Fowers, J., Brown, G., Cooke, P., & Stitt, G. (2012). A performance and energy comparison of FPGAs, GPUs, and multicores for sliding-window applications. *Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays - FPGA '12*, 47. Retrieved from <http://dl.acm.org/citation.cfm?doid=2145694.2145704> doi: 10.1145/2145694.2145704
- Helstrom, C. W. (1967). Image Restoration by the Method of Least Squares. *Journal of the Optical Society of America, 57*(3), 297. doi: 10.1364/JOSA.57.000297
- Horé, A., & Ziou, D. (2010). Image quality metrics: PSNR vs. SSIM. *Proceedings - International Conference on Pattern Recognition*, 2366–2369. doi: 10.1109/ICPR.2010.579
- Intel. (2014). *Intel Xeon Phi™ Coprocessor - Datasheet* (Tech. Rep. No. April). Retrieved from <http://www.colfax-intl.com/nd/downloads/Xeon-Phi-Coprocessor-Datasheet.pdf>
- Ishizaka, K., Miyamoto, T., Akimoto, S., Iketani, a., Hosomi, T., & Sakai, J. (2013). Power efficient realtime super resolution by virtual pipeline technique on a server with manycore coprocessors. *IEEE Symposium on Low-Power and High-Speed Chips - Proceedings for 2013 COOL Chips XVI, 2*, 2–4. doi: 10.1109/CoolChips.2013.6547918
- Liu, C., & Sun, D. (2014). On bayesian adaptive video super resolution. *IEEE Transactions on Pattern Analysis and Machine Intelligence, 36*(2), 346–360. doi: 10.1109/TPAMI.2013.127
- Malczewski, K., & Stasinski, R. (2008). Toeplitz-based iterative image fusion scheme for

- MRI. *Proceedings - International Conference on Image Processing, ICIP*, 341–344. doi: 10.1109/ICIP.2008.4711761
- Mittal, S. (2014). A Survey of Techniques For Improving Energy Efficiency in Embedded Computing Systems. *International Journal of Computer Aided Engineering and Technology*. Retrieved from <http://arxiv.org/abs/1401.0765> doi: 10.1504/IJCAET.2014.065419
- Roth, F. (2011). *Using low cost FPGAs for realtime video processing* (Unpublished doctoral dissertation). MASARYK UNIVERSITY.
- Shen, Y., Wu, X., & Deng, X. (2014, December). GPU-aided real-time image/video super resolution based on error feedback. In *2014 IEEE Visual Communications and Image Processing Conference* (pp. 286–290). IEEE. Retrieved from <http://ieeexplore.ieee.org/lpdocs/epic03/wrapper.htm?arnumber=7051560> doi: 10.1109/VCIP.2014.7051560
- Sirowy, S., & Forin, A. (2008). Where's the Beef ? Why FPGAs Are So Fast. *Microsoft Research*(September).
- Struyf, L., Beugher, S. D., Uytsel, D. H. V., Kanters, F., & Goedem, T. (2014). The battle of the giants : a case study of GPU vs FPGA optimisation for real-time image processing. In *International conference on pervasive and embedded computing and communication systems – peccs 2014* (pp. 112–119). Lisbon, Portugal: VISIGRAPP. Retrieved from <http://www.peccs.org/?y=2014>
- Su, H., Wu, Y., & Zhou, J. (2011). Adaptive incremental video super-resolution with temporal consistency. *Proceedings - International Conference on Image Processing, ICIP*, 1149–1152. doi: 10.1109/ICIP.2011.6115632
- Szydzik, T., Callico, G. M., & Nunez, A. (2011). Efficient FPGA Implementation of a High-Quality Super-Resolution Algorithm with Real-Time Performance. , 57(2), 664–672.
- Tsai, R., & Huang, T. S. (1984). Multiframe image restoration and registration. *Advances in computer vision and Image Processing*, 1(2), 317–339.
- Vishnukumar, S., Nair, M. S., & Wilsy, M. (2014). Edge preserving single image super-resolution with improved visual quality. *Signal Processing*, 105, 283–297. doi: 10.1016/

- j.sigpro.2014.05.033
- Wright, J., Huang, T., Yang, J., & Ma, Y. (2010). Image Super-Resolution via Sparse Representation. *IEEE transactions on image processing : a publication of the IEEE Signal Processing Society*, 1–13. Retrieved from [http://www.ncbi.nlm.nih.gov/pubmed/20483687\\$\\delimiter\"026E30F\\$nhhttp://ieeexplore.ieee.org/lpdocs/epic03/wrapper.htm?arnumber=4587647](http://www.ncbi.nlm.nih.gov/pubmed/20483687$\\delimiter\) doi: 10.1109/TIP.2010.2050625
- Wu, X., Xiang, H., & Lu, P. (2011). A GPU Accelerated Algorithm for Compressive Sensing Based Image Super-Resolution. *2011 Workshop on Digital Media and Digital Content Management(60633030)*, 198–202. doi: 10.1109/DMDCM.2011.10
- Yang, J., & Huang, T. (2010). Image super-resolution: Historical overview and future challenges. In *Super-resolution imaging* (pp. 3–25). Retrieved from http://books.google.com/books?hl=en&lr=&id=fjTUbMnvOkGC&oi=fnd&pg=PA1&dq=Image+super-resolution:+Historical+overview+and+future+challenges&ots=53GZConOGy&sig=oHgGJVo_57Tv19cxLV_XMtC1OPw
- Yang, J., Wang, Z., Lin, Z., Cohen, S., & Huang, T. (2012). Coupled dictionary training for image super-resolution. *IEEE Transactions on Image Processing*, 21(8), 3467–3478. doi: 10.1109/TIP.2012.2192127
- Yang, J., Wright, J., Huang, T., & Ma, Y. (2010). Image Super-Resolution Via Sparse Representation. *IEEE Transactions on Image Processing*, 19(11), 2861–2873. Retrieved from [http://ieeexplore.ieee.org/ielx5/83/5602158/05466111.pdf?tp=&arnumber=5466111&isnumber=5602158\\$\\delimiter\"026E30F\\$nhhttp://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5466111](http://ieeexplore.ieee.org/ielx5/83/5602158/05466111.pdf?tp=&arnumber=5466111&isnumber=5602158$\\delimiter\) doi: 10.1109/TIP.2010.2050625
- Zeyde, R., Elad, M., & Protter, M. (2012). On single image scale-up using sparse-representations. *Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)*, 6920 LNCS(1), 711–730. doi: 10.1007/978-3-642-27413-8_47
- Zhang, L., Zhang, H., Shen, H., & Li, P. (2010). A super-resolution reconstruction algorithm

- for surveillance images. *Signal Processing*, 90(3), 848–859. Retrieved from <http://dx.doi.org/10.1016/j.sigpro.2009.09.002> doi: 10.1016/j.sigpro.2009.09.002
- Zhang, L., Zhang, L., Mou, X., & Zhang, D. (2011). FSIM : A Feature Similarity Index for Image Quality Assessment. *IEEE Transactions on Image Processing*, 20(8), 2378–2386.