

DATE

8 MARCH 2022



AUTHOR

ZIOBLACK





I'm zi0black, Security Researcher and Penetration Tester at Shielder. I love to turn IoT devices in expensive paperweights.

AUTHOR

THEZERO



Security Researcher and Senior Penetration Tester at Shielder. In the office I'm the one with the soldering iron.

Reversing embedded device bootloader (U-Boot) - p.1

This blog post is not intended to be a "101" ARM firmware reverse-engineering tutorial or a guide to attacking a specific IoT device. The goal is to share our experience and, why not, perhaps save you some precious hours and headaches.

"Bootrom"

In this two posts series, we will share an analysis of some aspects of reversing a low-level binary. Why? Well, we have to admit we struggled a bit to collect the information to build the basic knowledge about this topic and the material we found was often not comprehensive enough, or many aspects were taken for granted. For this reason, we share here what we learned from multiple sources and try to collect them in these posts, while also trying to give some context and analyze the more complex or cryptic aspects.

Some context before the :::::

- The CPU is an ARM-Cortex A7.
- The bootloader is a customized U-Boot (the binary is stripped).
- We found the datasheet of the SOC.
- We got the firmware image from the vendor site.
- Kernel and rootfs are encrypted, presumably by a "custom" cryptographic approach
- The IoT device doesn't use ARM Trust Zone.
- The device has secure boot enforced.

The main goal was to reverse the custom crypto function, retrieve the encryption key, and decrypt the kernel image. The adventured ended slightly in a different way, but, spoiler alert, we did manage to decrypt the kernel image.

What is a bootloader?

The first program that runs when a computer starts up is the bootloader, which loads the operating system. It is typically stored on an EEPROM or a NOR flash memory (a type of persistent flash memory) part of the computer hardware. Its function is to initialize the various system components: from the CPU registers to the device controllers and the central memory content. The start-up program needs to locate, load into main memory and then transfer control to the operating system, so that it can then start offering services to the system.

Some computer systems use a multistage boot process: when the computer is first turned on, a small bootloader located in non-volatile memory, known as the *BIOS*, is executed; this initial program then loads a second bootloader situated in a fixed area of the disk (called the boot block). The second start-up program is more complex (think something like *Grub*, which is many thousands of lines of code) than its loader and does all the required heavy lifting of setting up enough support to more easily load the operating system.

For a real-world example, we suggest looking into this external resource: ARM boot process.

We won't go into the technical details of the Das U-Boot implementation, but it's enough to say that U-Boot is an open-source primary bootloader used mainly in embedded devices.

NOTE: "Primary bootloader" doesn't mean that U-Boot must be the first-stage bootloader - it could be used at any stage

Le_eking around

After downloading the firmware, we used Binwalk to extract it.


DECIMAL	HEXADECIMAL	DESCRIPTION
447 712 4131354 4325227 200215404 207389118 209282280 210712530 210714852	0x1BF 0x2C8 0x3F0A1A 0x41FF6B 0xBEF0B6C 0xC5C81BE 0xC7964E8 0xC8F37D2 0xC8F40E4	Zip archive data, at least v2.0 to extract, compressed size: 200, uncompressed size: 400, name: Install Zip archive data, at least v2.0 to extract, compressed size: 4136574, uncompressed size: 4145912, name: kernel.img Zip archive data, at least v2.0 to extract, compressed size: 193801, uncompressed size: 215472, name: boot.bin.img Zip archive data, at least v2.0 to extract, compressed size: 195890099, uncompressed size: 195860728, name: romfs-x.squashfs.img Zip archive data, at least v2.0 to extract, compressed size: 7173638, uncompressed size: 17174392, name: web-x.squashfs.img Zip archive data, at least v2.0 to extract, compressed size: 1893087, uncompressed size: 1894648, name: pd-x.squashfs.img Zip archive data, at least v2.0 to extract, compressed size: 1430171, uncompressed size: 1431800, name: custom-x.squashfs.img Zip archive data, at least v2.0 to extract, compressed size: 2242, uncompressed size: 6392, name: partition-x.cramfs.img Zip archive data, at least v2.0 to extract, compressed size: 602, uncompressed size: 4880, name: check.img
210715521 210716635	0xC8F4381 0xC8F47DB	Zip archive data, at least v1.0 to extract, compressed size: 128, uncompressed size: 128, name: sign.img End of Zip archive, footer length: 22

Unfortunately that didn't produce the expected results, as it didn't recognize nor extract the (expected) various partitions.



What this usually means is that files are probably encrypted somehow or have - unlikely, but possible - a custom format. We can verify the first assumption by checking the entropy of the single file. Binary files tend to have frequent repetitions of certain instructions (e.g. prologues, nop sequences, etc) and data structures are **hardly random**. Long sequences of zeroes are also quite common in the data segment, when not everything can be deferred to bss. On the contrary, an encrypted file will have nearly perfect entropy, since that's kind of the goal of a robust encryption scheme $\ensuremath{\mathfrak{C}}$

To make this check, one can use the Binwalk --entropy flag, to check the entropy of all the firmware files. As you can notice from the graph in the picture, most of the files have an almost perfectly flattered Y-axis entropy value of one (1) - this confirms they are encrypted.



The boot .bin file instead stands out as it doesn't have a high constant entropy. See those drops? That's the repetitions we talked about. We can therefore make an educated guess about the fact that the clear-text bootloader is the one in charge of decrypting the other partitions during the boot process, right before starting kernel execution. We still didn't know how much of the decryption logic is in the bootloader: it could be decrypting everything or just the kernel, who would then proceed to use its own set of keys/algorithms to decrypt the rest of filesystem. This latter approach is not uncommon both in encrypted and verified chains.

Armed with this current assumption, we extracted the boot image from the firmware with Binwalk (no black magic, only binwalk -e firmware.bin) and then run Binwalk again to extract the boot bin file.

Let's run strings boot.bin just to make sure we're not completely bonkers.

```
Default Load Address: 0x%x,Download to address: 0x%lx
Loading: *
Retry count exceeded
%s; starting again
HUSH_VERSION
0.01
Device '%s': seq %d is in use by '%s'
 %-3lu%%
start download process.
[EOT](ERROR)
[EOT](OK)
failed to stop USB controller %d
## No elf image at address 0x%08lx
## Not a 32-bit elf image at address 0x%08lx
GUID Partition Table Entry Array CRC is wrong
%s: 0x%x != 0x%x
GUID Partition Table Header
%s signature is wrong: 0x%llX != 0x%llX
%s CRC is wrong: 0x%x != 0x%x
GPT: my_lba incorrect: %llX != %lx
GPT: first_usable_lba incorrect: %llX > %lx
GPT: last_usable_lba incorrect: %llX > %lx
U-Boot 2016.11-svn8513 (Mar 29 2021 - 17:06:41 +0800)
Host not halted after %u microseconds.
drivers/usb/host/xhci-mem.c
BUG: failure at %s:%d/%s()!
BUG!
ERROR: memory not allocated
[addr [arg ...]]

    boot application image stored in memory

        passing arguments 'arg ...'; when booting a Linux kernel,
        'arg' can be the address of an initrd image
For the new multi component uImage format (FIT) addresses
        must be extended to include component or configuration unit name:
        addr:<subimg_uname> - direct component image specification
addr#<conf_uname> - configuration specification
        Use iminfo command to get the list of existing component
        images and configurations.
Sub-commands to do part of the bootm sequence. The sub-commands must be
issued in the order below (it's ok to not issue all sub-commands):
        start [addr [arg ...]]
loados — load OS image
        ramdisk - relocate initrd, set env initrd_start/initrd_end
        cmdline - OS specific command line processing/setup
                - OS specific bd_t processing
                - OS specific prep before relocation or go
                - start OS
        qo
B0<1
y&B?
pl01x_serial
```

Yay - we have a proper U-Boot binary! Let's check the boot arguments: strings boot.bin | grep args.

```
get bootargs info failed
bootargsParametersV2.txt
fail to load bootargsParametersV22.txt
fail to load bootargsParametersV21.txt
fail to parse bootargs parameters V2
fail to parse bootargsParametersV2.text info
fail to malloc bootargs info buffer
bootargsParameters.txt
fail to load bootargsParameters.txt
fail to load bootargsParameters.txt file
bootargsParameter.text file end
can not search bootargs settings
fail to parse bootargs parameters
fail to parse bootargsParameters.text info
can not find mem in bootargs.
get bootargs failed!
** Too many args (max. %d) **
bootargs=mem=128M console=ttyS0,115200 root=/dev/mtdblock12 rootfstype=squashfs
WARNING: Fail to update bootargs!!!
bootargs
```

Nothing special, but now we know where the squashfs rootfs is stored: /dev/mtdblock12.

What else can we learn? Well, let's look for some addresses to get an idea of how this thing will look like in memory. Looking at the datasheet we found a table with all the device addresses mapped and - not that surprisingly if you are used to ARM - that the RAM starts at 0x8000_0000.

Time for some extra grep-fu: strings u-boot.bin | grep 0x

```
read error! status: %d, rLen: 0x%x, imageSize: 0x%x
 crc from program is :0x%x, crc from flash is :0x%x
Using machid 0x%lx from environment
DGS info:start=0x%llx, size=0x%llx
Automatic boot of image at addr 0x%08lX
 bootcmd=kload 0x82000000; bootm 0x82000000
da=tftp 0x82000000 boot.bin.img; flwrite;tftp 0x82000000 romfs-x.squashfs.img; flwrite du=tftp 0x82000000 kernel.img; flwrite du=tftp 0x82000000 web-x.squashfs.img; flwrite ds=tftp 0x82000000 web-x.squashfs.img; flwrite ds=tftp 0x82000000 cramfs.img; flwrite ds=tftp 0x82000000 partstinp-x.comfs.img; flwrite
                                                                    boot-min.bin.img;flwrite
dp=tftp 0x820000000 partition-x.cramfs.img;flwrite
dc=tftp 0x82000000 custom-x.squashfs.img; flwrite
up=tftp 0x82000000 update.img; flwrite
tk=tftp 0x82000000 uImage; bootm
dpd=tftp 0x82000000 pd-x.squashfs.img; flwrite
dfw=tftp 0x82000000 firmware-x.squashfs.img;flwrite
0123456789ABCDEF0x%02x
## Starting application at 0x%08lx ..
## Application terminated, rc = 0x%lx
Invalid addr 0x%lx, the currect addr is 0x%x of function %s
Unsupported Architecture 0x%x
## Starting vxWorks at 0x%08lx
PHY 0x%02X: 0UI = 0x%04X, Model = 0x%02X, Rev = 0x%02X, %3dbase%s, %s
Loading %s from 0x%08lx to 0x%08lx
Data size outside the limit of DMA des, data size: 0x%08lx, limit of DMA des: 0x%08x
Detected env '%s' had been set greaterthan 0x1f, this may not correct.
     MID:
                      0x%x
       Offset = 0x%08lx
dgsBufStart:0x%llx
 dgs offset:0x%llx size:0x%llx
ERROR: Failed to allocate 0x%lx bytes below 0x%lx.
## ERROR: unsupported match method: 0x%02x
The crase range would be change to 0x%lx~0x%lx
MMC: block number 0x%lx exceeds max(0x%lx)
Status Error: 0x%08X
** Key 0x55 0xAA error on %d:%d **
%3d
          0x%08llx
                                 0x%08llx
                                                        1196<11
           attrs: 0x%016llx
bad MBR sector signature 0x%02x%02x
 nand erase 0x3d00000 0x2400000
sf erase 0x00d80000 0xf00000
sf erase 0x1b00000 0x500000
nand erase 0x7600000 0x800000
sf erase 0xd80000 280000
 sf erase 0x00740000 0x800000
sf probe 0;sf erase 0x880000 0x140000
 Size is 0x%x Bvtes =
Save address: 0x%lx
```

Okay, so if the RAM starts at 0x8000_0000 it makes sense that the kernel is loaded at 0x8200_0000. But what is loaded from 0x8000_0000 to 0x8200_0000? And where is U-Boot loaded? It should be loaded in a fixed address since it's the bootloader!

ziOblack: I've just taken my operating systems exams at university, and I'm very confident about this. I could have probably looked more deeply into the datasheet or other documentation to find out, but I chose a different way.

Dissection of a bare metal binary (ARM)

Binary files are the essence of what is loaded and interpreted/executed by a computer. In their essence, they are just a sequence of bytes that gets splatted in memory and has enough information to get the execution going. In practice, there can be much more to them in order to support *dynamic linking*, *shared libraries*, *runtime relocations* and all the other flexibility we almost take for granted when we compile a binary on one system and run it on another, or see it pick up a fixed library after a security update. On top of that, a program needs to do something useful to fulfill its existential meaning (yeah, let's get philosophical). To achieve this it will most likely need to

interact with the system, allocate some memory, maybe store some data to disk. We **don't** expect all binaries to implement this logic: the operating system is there for them.

The picture we just described above is the one you normally encounter with an (ELF) running on a Linux environment. Of course, bringing up all this ecosystem has a non trivial cost: you need a fully working operating system, a dynamic linker and all the libraries. In IoT or other memory constrained environments - or in cases where you don't want all these layers of abstractions in the way (think some specialized cloud workload or similar) - one can have a single binary do everything it needs and just what it needs. This is the central idea behind Bare Machine Computing (BMC). In the BMC paradigm, applications run without the support of any operating system (OS) or centralized Kernel, i.e., no intermediary software is loaded on the bare machine prior to running applications.

All we get with *BMC* is a **big static flat file** that will just start executing and manage memory, handle interrupts and (if needed) access hardware directly by itself. It's quite common for these binaries, since they are the only entity in execution, to not have to implement any form of virtual memory, as there's really no "separation" that needs to be created, nor there's the need to go beyond the amount of installed memory with some form of paging. For our analysis, this means that if we are dealing with a bare-metal binary, we will find lots of information about the memory layout directly where we would "normally" (e.g. with an *ELF* file) find runtime-resolved relocations. Goes without saying, U-Boot is a bare-metal binary.

Interrupts

Let's briefly touch on interrupts, too, before moving to our target binary and understand its structure.

Hardware components can generate an interruption at **any time** by sending a signal to the CPU, usually via the system bus (there can be many buses within a processing system, but the system bus is the primary communication path between the core components). Interrupts are also used for many other purposes and are crucial for the interactions between the operating systems and the underlying hardware. When the CPU receives an interrupt signal, it stops the current processing and immediately jumps to some fixed memory region.

It should be noted that there is no black magic behind the change of context due to the execution of an interrupt handler, except for CPU peculiarities if present (e.g. an additional set of registers that saves to the programmer some of the context switch heavy lifting). The interrupt handler is responsible to save the current state/registers (context) and later restore them to correctly resume execution of the interrupted instruction stream once the servicing is done.

This "memory region" is basically a table of fixed size entries that contain either the address of or directly the first instructions of the dedicated interrupt service routine. Depending on the size of each entry and the format, some amount of instructions could be stashed directly there. These may or may not be sufficient to completely handle the interrupt: generally they are not and the very first thing that is done is to branch somewhere else to start handling the interrupt. In case of a stored address, the CPU just directly loads it into the program counter.

Interrupts Vector Table

UPDATE - 5th of April 2022: I should thank @Rekreker, that pointed out the improper usage of the term Interrupts Vector Table (IVT) in the context of an ARMv7-A/R CPU.

Let's add some context before we start using the term IVT: "ARMv7-A uses the generic term exception to refer, in general terms, to interrupts and some other exception types like CPU errors. An interrupt is called an IRQ exception in ARMv7-A, so that's the term the manual names a lot. When an ARMv7-A CPU takes an exception, it transfers control to an instruction located at the appropriate location in the vector table, depending on the exception type. The very first code we wrote for startup began with the vector table."

- umanovskis - Bare-metal C programming on ARM


This pointer table, also known as the Interrupt Vector Table (IVT), is generally stored in the lowest part of the central memory (e.g., the first n locations, we will see it later). The table entries have an index, which is the same included in the interrupts, allowing a fast lookup.

Interrupts are very similar to system exceptions, having the main difference in which is the component generating them: the first are generated by architecture-specific peripheral modules, while the second by the CPU. They are also unpredictable, whereby exceptions are deterministic and in response to certain program behavior.

When it comes to an OS the kernel handles interrupts but in bare-metal binaries, such as U-Boot, the single binary **should contain and handle the IVT**. The IVT is therefore a great starting point while analyzing a raw binary. In our specific case, an ARM device, we know that the IVT should be placed (it could be relocated) at the beginning of the address space: 0x00, 0x04, 0x08, ... This means that finding the IVT would bring us to the beginning of the binary!

An graphical representation of an Interrupt Vector Table follows:

Vector Table for ARMv7-M



After searching for a while on GitHub, we found some code that confirmed the structure of the interrupt vector table for the specific SoC/Board we were analyzing. It slightly differs from the previous one as it follows some ARM SoC specific characteristics.

```
.globl _start
  start: b
                   reset
  ldr
           pc, _undefined_instruction
           pc, _software_interrupt
   ldr
           pc, _prefetch_abort
5 ldr
  ldr
           pc, _data_abort
           pc, _not_used
   ldr
  ldr
           pc, _irq
           pc, _fiq
   ldr
11 _undefined_instruction: .word undefined_instruction
12 _software_interrupt:
                            .word software_interrupt
13 _prefetch_abort:
                            .word prefetch_abort
14 _data_abort:
                            .word data_abort
15 _not_used:
                            .word not_used
16 _irq:
                            .word irq
17 _fiq:
                            .word fig
18 _pad:
                            .word 0x12345678 /* now 16*4=64 */
```

When the processor is reset then hardware sets the pc to 0x0000 and starts executing by fetching the instruction at 0x0000. When an undefined instruction is executed or tries to be

executed the hardware responds by setting the pc to 0x0004 and starts executing the instruction at 0x0004. irq interrupt, the hardware finishes the instruction it is executing starts executing the instruction at address 0x0018.

- old_timer on stackoverflow

Wanna dig deeper into IVTs, Interrupts and Exceptions handling, and how an ARM CPU boots, check the Resources section!


Evocation of the three-head dragon Ghidra configuration - round 1°



It is time to start reversing our U-Boot binary in Ghidra.


Ghidra, when we import U-Boot, will load it as a raw binary, and we should instruct it about how it about the CPU architecture. Luckily for us, we knew from the datasheet that the SoC is composed by two ARM-A CPUs. A quick Google search of ARM-A17 reveals that it is ARMv7-EL based.

We can configure the loader accordingly with the information we found.



Manual analysis

Ghidra is smart enough to recognize the IVT even before the in-depth analysis.



The highlighted *DWORD*-sized hexadecimal sequence is an unconditional ARM instruction.

Statistically, unconditional instructions are the most common ones, and they can be recognized by the first bit, which is in the <code>0xEO-0xEF</code> range (remember that the architecture is little-endian, therefore the most significant bit is the last one).

A small digression on the size of the instructions.

The Arm architecture supports three instruction sets: A64, A32 and T32.

The A64 and A32 instruction sets have fixed instruction lengths of 32-bits. The T32 instruction set was introduced as a supplementary set of 16-bit instructions that supported improved code density for user code. Over time, T32 evolved into a 16-bit and 32-bit mixed-length instruction set. As a result, the compiler can balance performance and code size trade-off in a single instruction set. ARM Developer

The difference between two equivalent instructions is how they are fetched and interpreted prior to execution, not how they function. Since the expansion from 16-bit to 32-bit instruction is accomplished via dedicated hardware within the chip, it does not slow execution. However, the narrower 16-bit instructions offer memory advantages in terms of occupied space. Now let's say that in our case the CPU is using ARM "ARM" (and not ARM *Thumb*) instructions, so we are working with instructions of **32bit** in size. Remember that the CPU can switch to and from Thumb mode at runtime.

Let's convert the instruction into its binary representation:

ea -> 11101010

00 -> 00000000

0c -> 00001100

c1 -> 11000001

The Branch ARM instruction is structured as follows:

• bits from 31-28: condition

bits from 27-25: fixed sequence

• bit 24: link bit

bits from 23 to 0: offset represented in Two's complement




Figure 4-3: Branch instructions

This ARM instruction is a branch (represented with a B in the ASM code), and its function is to jump (if a condition is met) to an address (PC + offset), changing the execution flow.

The first 4 bits are 1110 which corresponds to "ignore all CPU flags": aka unconditional branch. The next 3 bits are fixed to 101 in branch instructions.

The 7th bit indicates if the branch should store a link to return or not. If it is set to 1 then an address

is stored in the R14 register and the CPU jumps back to that address when the function execution is completed. In our case the bit is set to 0 so it will just branch without storing anything to the R14 register.


The last bits store a Two's complement 24-bit offset. This is shifted left by 2 bits for memory alignment purposes, sign-extended to 32 bits, and added to the PC+8 to obtain the memory address to jump to.

Using Ghidra's decompiler we can decompile the first DWORD and observe that each instruction corresponds to a differential interrupt.


Despite the first interrupt ("reset"), all the others do an offset load inside the PC through the LDR assembly instruction and this is particularly interesting for us since we know where the RAM start (0×8000_0000) but not the offset of our binary.

Ghidra loads by default raw binaries at address 0x0 but we can notice that references are highlighted in red because they point outside the binary memory region. We deduce from the references where U-Boot is actually loaded, precisely the offset is 0x0080_0000.


ziOblack: I must thank @blessthe28, who gave me some clarification regarding the structure of IVT inside a bare metal binary.



Finally, we can relocate the memory block binary inside Ghidra and add the missing memory blocks (i.e. the RAM), this allows Ghidra to better analyze the binary.



After configuring the memory blocks appropriately, we can see that Ghidra correctly identifies all the references!



We can now fire Ghidra's auto-analysis with the aggressive search for ARM instructions.

NOTE: sometimes, the aggressive instruction finder defines certain data blocks as code, so pay attention!

Take advantage of open-source

Since we have a custom implementation of U-Boot, we chose to do two things:


- Define common functions (it's a static binary and doesn't relay to any libC).
- Import U-Boot header files and create a custom DataTypes Library.

So we started reading some source code of *DAS-U-boot* and quickly identified where functions like memcpy, memcp and printf were exported, and then we searched for their code panthers in the binary under-analysis.

```
😋 Decompile: export func - (u-boot.bin)
1
   void export func(void)
2
3
 4
     void *pvVarl;
5
 6
    int unaff r9;
7
8
     pvVar1 = malloc(132);
9
     *(void **) (unaff r9 + 100) = pvVarl;
10
     **(byte ***) (unaff r9 + 100) = &get version;
11
     *(code **)(*(int *)(unaff r9 + 100) + 4) = getc;
12
     *(code **)(*(int *)(unaff r9 + 100) + 8) = tstc;
13
     *(code **)(*(int *)(unaff_r9 + 100) + 0xc) = putc;
14
     *(code **)(*(int *)(unaff r9 + 100) + 0x10) = puts;
15
     (code **)(*(int *)(unaff_r9 + 100) + 0x14) = printf;
16
     *(undefined **)(*(int *)(unaff_r9 + 100) + 0x18) = &dummy_fn;
17
     *(undefined **)(*(int *)(unaff r9 + 100) + 0xlc) = &dummy fn;
18
     *(code **)(*(int *)(unaff r9 + 100) + 0x20) = malloc;
19
     *(code **)(*(int *)(unaff r9 + 100) + 0x24) = free;
20
     *(code **)(*(int *)(unaff r9 + 100) + 0x28) = udelay;
21
     *(code **)(*(int *)(unaff r9 + 100) + 0x2c) = get timer;
22
     *(code **)(*(int *)(unaff r9 + 100) + 0x30) = vprintf;
23
     *(code **)(*(int *)(unaff r9 + 100) + 0x34) = do reset;
24
     *(code **)(*(int *)(unaff_r9 + 100) + 0x38) = getenv;
25
     *(code **)(*(int *)(unaff_r9 + 100) + 0x3c) = setenv;
26
     *(code **)(*(int *)(unaff_r9 + 100) + 0x40) = simple_strtoul;
27
     *(code **)(*(int *)(unaff r9 + 100) + 0x44) = strict strtoul;
28
     *(code **)(*(int *)(unaff r9 + 100) + 0x48) = simple strtol;
29
     *(code **)(*(int *)(unaff r9 + 100) + 0x4c) = strcmp;
30
     *(undefined **)(*(int *)(unaff r9 + 100) + 0x50) = &dummy fn;
31
     *(undefined **)(*(int *)(unaff_r9 + 100) + 0x54) = &dummy_fn;
32
     *(undefined **)(*(int *)(unaff_r9 + 100) + 0x58) = &dummy_fn;
33
     *(undefined **)(*(int *)(unaff_r9 + 100) + 0x5c) = &dummy_fn;
34
     *(undefined **)(*(int *)(unaff r9 + 100) + 0x60) = &dummy fn;
35
     *(undefined **)(*(int *)(unaff_r9 + 100) + 100) = &dummy_fn;
36
     *(undefined **)(*(int *)(unaff r9 + 100) + 0x68) = &dummy fn;
37
     *(undefined **)(*(int *)(unaff r9 + 100) + 0x6c) = &dummy fn;
38
     *(code **)(*(int *)(unaff r9 + 100) + 0x70) = ustrtoul;
39
     *(code **)(*(int *)(unaff r9 + 100) + 0x74) = ustrtoull;
40
     *(code **)(*(int *)(unaff_r9 + 100) + 0x78) = strcpy;
41
     *(code **)(*(int *)(unaff_r9 + 100) + 0x7c) = mdelay;
42
     *(code **)(*(int *)(unaff r9 + 100) + 0x80) = memset;
43
     return:
44 }
45
```

Meanwhile, we also started building the custom DataTypes Library.

Ghidra has good support for importing header files and resolves other imports automatically. Sometimes you might need to fix the import order if you choose to import only a few header files. This process is far from being an automatic task and requires some handwork to fix of header files.



We finally have a kinda easy-to-browse project in Ghidra, and we can jump into crypto!

Who doesn't love crypto reversing? Us!

Now we know exactly the steps for the boot process:


- 1. The custom U-Boot bootloader is loaded and executed.
- 2. U-Boot Loads the encrypted Linux kernel in memory.
- U-Boot perform a key derivation function on some hardcoded data (remember, this device doesn't use ARM Trust Zone).
- 4. The kernel is decrypted in memory.
- 5. The bootloader executes the kernel.
- 6. The kernel *probably* decrypts the rootfs, since the bootloader does not implement such feature.

We still don't know how the decryption mechanism is implemented since it's custom and not present in the U-Boot source code, so we started searching for common cryptographic constants in the code to recognize the cryptographic algorithms that are used.

Basically most of the cryptographic algorithms have some kind of constants that are used to perform various type of operations. For example initialization vectors, seeds, base points, S-Boxes, etc.

When a cryptographic algorithm is implemented in a programming language, those constants are embedded in the program as data and (in our case) compiled into the binary. So it's possible to search where such constants appear, track the functions that use them and recognize what's going on and which algorithms are being used, even if the binary is stripped.

For this operation we used ghidra-findcrypt on the bootloader binary.



NOTE: ghidra-findcrypt detected a BLAKE2 IV but this is a false positive since BLAKE2b IV is the same as SHA-512 IV, and BLAKE2s IV is the same as SHA-256 IV.

```
for (iVarl = 1; iVarl < key->rounds; iVarl = iVarl + 1) {
 40
       uVar5 = pAVar2->rd_key[4];
 41
       uVar6 = pAVar2->rd_key[5];
 42
        ((AES_KEY *)(pAVar2->rd_key + 4))->rd_key[0] =
 43
            AES_T5[*(byte *)(AES_T2 + (uVar5 >> 0x18))] ^ AES_T8[*(byte *)(AES_T2 + (uVar5 & 0xff))] ^
 44
            AES_T6[*(byte *)(AES_T2 + ((uVar5 << 8) >> 0x18))] ^
 45
            AES_T7[*(byte *)(AES_T2 + ((uVar5 << 0x10) >> 0x18))];
 46
      uVar5 = pAVar2->rd_key[6];
 47
       pAVar2->rd_key[5] =
 48
            AES_T5[*(byte *)(AES_T2 + (uVar6 >> 0x18))] ^ AES_T8[*(byte *)(AES_T2 + (uVar6 & 0xff))] ^
            AES T6[*(byte *)(AES T2 + ((uVar6 << 8) >> 0x18))] ^
 49
            AES_T7[*(byte *)(AES_T2 + ((uVar6 << 0x10) >> 0x18))];
 51
      uVar6 = pAVar2->rd_key[7];
 52
      pAVar2->rd key[6] =
            AES T5[*(byte *)(AES T2 + (uVar5 >> 0x18))] ^ AES T8[*(byte *)(AES T2 + (uVar5 & 0xff))] ^
 53
            AES T6[*(byte *)(AES T2 + ((uVar5 << 8) >> 0x18))] ^
 54
 55
            AES_T7[*(byte *)(AES_T2 + ((uVar5 << 0x10) >> 0x18))];
      pAVar2->rd_key[7] =
 57
            AES_T5[*(byte *)(AES_T2 + (uVar6 >> 0x18))] ^ AES_T8[*(byte *)(AES_T2 + (uVar6 & 0xff))] ^
 58
            AES_T6[*(byte *)(AES_T2 + ((uVar6 << 8) >> 0x18))] ^
1 59
            AES_T7[*(byte *)(AES_T2 + ((uVar6 << 0x10) >> 0x18))];
 60
       pAVar2 = (AES_KEY *) (pAVar2->rd_key + 4);
 61
     }
 62
     return 0;
63 }
```

For example, in the image above we can see the AES decryption function after some variable renaming and type definition. Now the code is waaaay more readable than before, and we can diff it against a standard AES decryption function to see if they are the same. And indeed they are!

So we now know that AES is used to decrypt data and SHA1 is used for the key derivation. Our initial idea was to get the encryption keys and function parameters and write a convenient python script to decrypt the kernel.



Unfortunately, it turned out that it was using a strange mode of operation.

```
G Decompile: firmware_get_key - (u-boot.bin)
   int firmware get key(byte *key)
3
4
5
    int length;
6
   int index;
   SHA256state_st *pbVar2;
8
   char static key [32];
9
   SHA256state_st hash;
10
     char auStack264 [256];
11
12
    memset(static key, 0, 32);
13
    memcpy(auStack264,privKey,256);
    length = strlen("hi3516dv300 emmc");
14
15
     memcpy(auStack264, "hi3516dv300 emmc", length);
    SHA256_Init(hash.h);
16
17
    SHA256 Update(hash.h, (undefined4 *)auStack264,256);
18
     SHA256 Finalize (hash.h, (int) static key);
    pbVar2 = &hash;
20
     index = 0;
21
    do {
22
     pbVar2 = (SHA256state st *)((int)&pbVar2[-1].md len + 3);
23
       key[index] = static key[index] ^ *(byte *)pbVar2->h;
24
      index = index + 1;
25
   } while (index != 16);
26
    return 0;
27 1
28
```

NOTE: The image represents only one of the multiple functions involved in the decryption process and key derivation.

At this point we had two options:

- Ignoring the headache, keep reversing the cryptographic algorithms, and start re-implementing it.
- · Getting creative!

As you might guess, we hate headaches, and we love creativity! In the next blogpost we will explain how we used the information gathered through the reverse engineering process to emulate U-Boot and decrypt the kernel!

STAY TUNED!

ziOblack: A special thanks goes to Enrico `twiz` Perla, the author of "A Guide to Kernel Exploitation", for peer reviewing this blogpost and for being always helpful and kind.

Resources

- http://classweb.ece.umd.edu/enee447.S2016/ARM-Documentation/ARM-Interrupts-3.pdf
- https://www.design-reuse.com/articles/38128/method-for-booting-arm-based-multi-coresocs.html
- https://stackoverflow.com/questions/6139952/what-is-the-booting-process-for-arm
- https://iitd-plos.github.io/col718/ref/arm-instructionset.pdf
- https://interrupt.memfault.com/blog/how-to-write-linker-scripts-for-firmware
- https://www.vinnie.work/docs/embeddedsystemsanalysis/firmware/baremetalbinary/
- https://www.coranac.com/tonc/text/asm.htm
- https://azeria-labs.com/writing-arm-assembly-part-1/

Previous post

QilingLab - Release

Next post

Reversing embedded device bootloader (U-Boot) - p.2