## Hierarchy

```
Core0/1

L1 Cache (unified I+D, direct-mapped, MESI per line)
Snoop messages via coherence bus

Shared L2 Cache (larger, direct-mapped, optional write-back, write-allocate)
Backing memory (dmem_sv)
```

## **Features**

- MESI coherence:
  - Modified, Exclusive, Shared, Invalid per line.
  - Core writes → invalidate other caches (broadcast via coherence bus).
- Unified L1 cache:
  - Handles both instruction fetch and data access (simplifies MESI implementation).
  - Split I/D can be added later.
- L2 Cache:
  - Larger, write-back, single shared instance.
  - Simple access latency model (MISS\_PENALTY cycles).
- Pipeline core:
  - 5 stages (IF, ID, EX, MEM, WB).
  - Forwarding, load-use stall.
  - Branch flush.
  - CSR + exception skeleton.
  - Atomic ops (LL/SC style) using L1 reservation flag.
- Testbench:
  - · Two cores, MESI bus.
  - IMEM preload via assembler helper.
  - Self-checking: memory and registers after atomic test program.