Skip to content
master
Switch branches/tags
Code

Latest commit

* fixes small bug with 'Arg' in a generated modarg

* Trigger Build

* allows example to skip verilog gen
130566b

Git stats

Files

Permalink
Failed to load latest commit information.
Type
Name
Latest commit message
Commit time
Jan 25, 2019
Mar 31, 2021
Nov 8, 2018

Build Status

CoreIR

An LLVM-style hardware compiler with first class support for generators

Installation Instructions

Found here

License

CoreIR is open source under the terms of the freeBSD license found in this license file

Documentation

Documentation for Users

  • This document describes the standalone coreir tool (similar to LLVM's 'opt')
  • This is the specification for the CoreIR serialization format (hardware object file)
  • This is a specification of CoreIR Primitives and Primitive Extentions

Documentation for Developers

  • This Getting Started Guide provides an introduction and in depth look at how to use the CoreIR C++ API
  • This Compilation Passes Guide describes the process of creating new compilation passes
  • This Library Guide talks about creating standalone CoreIR compatible Libraries
  • This Guide describes how to simulate CoreIR hardware graphs
  • This Style Guide discusses expected coding style for CoreIR

Bugs and Feature Requests

Please submit an issue through github