Analog Multiplexers / **Demultiplexers**

The MC14067 multiplexer/demultiplexer is a digitally controlled analog switch featuring low ON resistance and very low leakage current. This device can be used in either digital or analog applications.

The MC14067 is a 16-channel multiplexer/demultiplexer with an inhibit and four binary control inputs A, B, C, and D. These control inputs select 1-of-16 channels by turning ON the appropriate analog switch (see MC14067 truth table.)

Features

- Low OFF Leakage Current
- Matched Channel Resistance
- Low Quiescent Power Consumption
- Low Crosstalk Between Channels
- Wide Operating Voltage Range: 3 to 18 V
- Low Noise
- Pin for Pin Replacement for CD4067B
- Pb-Free Packages are Available*

MAXIMUM RATINGS (Voltages Referenced to VSS)

Symbol	Parameter	Value	Unit
V _{DD}	DC Supply Voltage Range	- 0.5 to + 18.0	V
V _{in} , V _{out}	Input or Output Voltage Range (DC or Transient)	– 0.5 to V _{DD} + 0.5	V
l _{in}	Input Current (DC or Transient), per Control Pin	± 10	mA
I _{sw}	Switch Through Current	± 25	mA
P _D	Power Dissipation, per Package (Note 1)	500	mW
T _A	Ambient Temperature Range	- 55 to + 125	°C
T _{stg}	Storage Temperature Range	- 65 to + 150	°C
TL	Lead Temperature (8–Second Soldering)	260	°C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

1. Temperature Derating:

Plastic "P and D/DW" Packages: - 7.0 mW/°C From 65°C To 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}.$

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.

*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.




ON Semiconductor®

http://onsemi.com

MARKING DIAGRAMS



PDIP-24 P SUFFIX CASE 709







A = Assembly Location


WL = Wafer Lot YY = Year WW = Work Week

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet.

TRUTH TABLE

Control Inputs					Selected
Α	В	С	D	Inh	Channel
Х	Х	Х	Х	1	None
0	0	0	0	0	X0
1	0	0	0	0	X1
0	1	0	0	0	X2
1	1	0	0	0	Х3
0	0	1	0	0	X4
1	0	1	0	0	X5
0	1	1	0	0	X6
1	1	1	0	0	X7
0	0	0	1	0	X8
1	0	0	1	0	X9
0	1	0	1	0	X10
1	1	0	1	0	X11
0	0	1	1	0	X12
1	0	1	1	0	X13
0	1	1	1	0	X14
1	1	1	1	0	X15



ELECTRICAL CHARACTERISTICS

				- 55°C		– 55°C 25°C			125°C		
Characteristic	Symbol	V _{DD}	Test Conditions	Min	Max	Min	Typ ⁽²⁾	Max	Min	Max	Unit
SUPPLY REQUIREMENTS (Voltages Referenced to V _{SS})											
Power Supply Voltage Range	V _{DD}	-		3.0	18	3.0	_	18	3.0	18	V
Quiescent Current Per Package	I _{DD}	5.0 10 15		- - -	5.0 10 20	- - -	0.005 0.010 0.015	5.0 10 20	1 1	150 300 600	μΑ
Total Supply Current (Dynamic Plus Quiescent, Per Package	Plus 10 channel component, $(0.07 \mu A/kHz) f + I_{DD}$ $(0.07 \mu A/kHz) f + I_{DD}$ $(0.20 \mu A/kHz) f + I_{DD}$ $(0.36 \mu A/kHz) f + I_{DD}$		D D		μΑ						
CONTROL INPUTS — INHI	BIT, A, B,	C, D (\		1		1	1	ı		1	1 1
Low-Level Input Voltage	V _{IL}	5.0 10 15	R _{on} = per spec, I _{off} = per spec	- - -	1.5 3.0 4.0	- - -	2.25 4.50 6.75	1.5 3.0 4.0	- - -	1.5 3.0 4.0	V
High-Level Input Voltage	V _{IH}	5.0 10 15	R _{on} = per spec, I _{off} = per spec	3.5 7.0 11		3.5 7.0 11	2.75 5.50 8.25	- - -	3.5 7.0 11	- - -	٧
Input Leakage Current	l _{in}	15	V _{in} = 0 or V _{DD}	_	± 0.1	_	±0.00001	± 0.1	_	1.0	μΑ
Input Capacitance	C _{in}	_		_	-	_	5.0	7.5	-	_	pF
SWITCHES IN/OUT AND C	OMMONS	OUT/II	N — X, Y (Voltages Referen	ced to \	/ _{SS})		l .				
Recommended Peak-to- Peak Voltage Into or Out of the Switch	V _{I/O}	_	Channel On or Off	0	V _{DD}	0	-	V _{DD}	0	V _{DD}	V _{p-p}
Recommended Static or Dynamic Voltage Across the Switch ⁽³⁾ (Figure 1)	ΔV_{switch}	_	Channel On	0	600	0	-	600	0	300	mV
Output Offset Voltage	V _{OO}	_	V _{in} = 0 V, No Load	_	_	_	10	_	_	_	μV
ON Resistance	R _{on}	5.0 10 15	$\begin{array}{l} \Delta V_{switch} \leq 500 \text{ mV }^{(3)}, \\ V_{in} = V_{IL} \text{ or } V_{IH} \\ \text{ (Control), and } V_{in} \\ \text{ 0 to } V_{DD} \text{ (Switch)} \end{array}$	- - -	800 400 220	- - -	250 120 80	1050 500 280	1 1 1	1300 550 320	Ω
ΔΟΝ Resistance Between Any Two Channels in the Same Package	ΔR_{on}	5.0 10 15		- - -	70 50 45		25 10 10	70 50 45	1 1 1	135 95 65	Ω
Off-Channel Leakage Current (Figure 2)	l _{off}	15	V _{in} = V _{IL} or V _{IH} (Control) Channel to Channel or Any One Channel	-	± 100	-	± 0.05	±100	ı	±1000	nA
Capacitance, Switch I/O	C _{I/O}	_	Inhibit = V _{DD}	_	_	_	10	-	-	_	pF
Capacitance, Common O/I	C _{O/I}	-	Inhibit = V _{DD} (MC14067B) (MC14097B)	- -	_ _	- -	100 60	- -	- -	- -	pF
Capacitance, Feedthrough (Channel Off)	C _{I/O}	_ _	Pins Not Adjacent Pins Adjacent	_	-	_	0.47	_	_	-	pF

- Data labeled "Typ" is not to be used for design purposes, but is intended as an indication of the IC's potential performance.
 For voltage drops across the switch (ΔV_{switch}) > 600 mV (> 300 mV at high temperature), excessive V_{DD} current may be drawn; i.e. the current out of the switch may contain both V_{DD} and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded. (See first page of this data sheet.)

ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$)

Characteristic	Symbol	V _{DD} - V _{SS}	Typ ⁽⁴⁾	Max	Unit
Cital acteristic	Symbol	Vdc	тур 🗥	IVIAX	Ollit
Propagation Delay Times	t_{PLH}, t_{PHL}				ns
Channel Input–to–Channel Output ($R_L = 200 \text{ k}\Omega$)	(=: a)				
MC14067B	(Figure 3)	5.0	35	90	
		10 15	15 12	40 30	
		15	12	30	
Control Input-to-Channel Output	t_{PZH}, t_{PZL}				ns
Channel Turn–On Time ($R_L = 10 \text{ k}\Omega$)	(F: 4)				
MC14067B	(Figure 4)	5.0	240	600	
		10 15	115 75	290 190	
		13	75	190	
Channel Turn–Off Time ($R_L = 300 \text{ k}\Omega$)	t_{PHZ}, t_{PLZ}				ns
MC14067B	(F: 4)	5.0	050	005	
	(Figure 4)	5.0	250	625	
		10 15	120 75	300 190	
		13	73	130	
Any Pair of Address Inputs to Output	t _{PLH} , t _{PHL}				ns
MC14067B		5.0	000	700	
		5.0 10	280 115	700 290	
		15	85	215	
				210	
Second Harmonic Distortion	_	10	0.3	_	%
$(R_L = 10 \text{ k}\Omega, f = 1 \text{ kHz}, V_{in} = 5 V_{p-p})$					
ON Channel Bandwidth	BW				MHz
$[R_L = 1 kΩ, V_{in} = 1/2 (V_{DD} - V_{SS})_{p-p} (sine-wave)]$					
20 Log10 (V_{out}/V_{in}) = - 3 dB MC14067B	(Figure 5)	10	15	-	
Off Channel Feedthrough Attenuation	_	10	- 40	_	dB
$[R_L = 1 \text{ k}\Omega, V_{in} = 1/2 (V_{DD} - V_{SS})_{p-p} (\text{sine-wave})]$					
f _{in} = 20 MHz – MC14067B	(Figure 5)				
Channel Separation	_	10	- 40	_	dB
[R _L = 1 k Ω , V _{in} = 1/2 (V _{DD} -V _{SS}) _{p-p} (sine-wave)]	_	10	70		ub
$f_{in} = 20 \text{ MHz}$	(Figure 6)				
···		10	30		mV
Crosstalk, Control Inputs–to–Common O/I $(R1 = 1 \text{ k}\Omega, R_L = 10 \text{ k}\Omega,$	_	10	30	_	IIIV
Control $t_r = t_f = 20 \text{ ns, Inhibit} = V_{SS}$	(Figure 7)				
2	(9 0 1)				

^{4.} Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

ORDERING INFORMATION

Device	Package	Shipping [†]
MC14067BCP	PDIP-14	500 Units / Rail
MC14067BCPG	PDIP-14 (Pb-Free)	500 Units / Rail
MC14067BDW	SOIC-14	55 Units / Rail
MC14067BDWG	SOIC-14 (Pb-Free)	55 Units / Rail
MC14067BDWR2	SOIC-14	2500 Units / Tape & Reel
MC14067BDWR2G	SOIC-14 (Pb-Free)	2500 Units / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.




Figure 1. ΔV Across Switch




Figure 3. Propagation Delay Test Circuit and Waveforms $V_{\rm in}$ to $V_{\rm out}$




Figure 2. Off Channel Leakage




Figure 4. Turn-On and Delay Turn-Off Test Circuit and Waveforms

A, B, and C inputs used to turn ON or OFF the switch under test.




Figure 5. Bandwidth and Off-Channel Feedthrough Attenuation




Figure 6. Channel Separation (Adjacent Channels Used for Setup)




Figure 7. Crosstalk, Control to Common O/I




Figure 8. Channel Resistance (R_{ON}) Test Circuit




Figure 9. Propagation Delay, Any Pair of Address Inputs to Output

TYPICAL RESISTANCE CHARACTERISTICS




Figure 10. $V_{DD} = 7.5 \text{ V}, V_{SS} = -7.5 \text{ V}$




Figure 11. $V_{DD} = 5.0 \text{ V}, V_{SS} = -5.0 \text{ V}$




Figure 12. V_{DD} = 2.5 V, V_{SS} = - 2.5 V




Figure 13. Comparison at 25°C, $V_{DD} = -V_{SS}$

APPLICATIONS INFORMATION

Figure A illustrates use of the Analog Multiplexer / Demultiplexer. The 0–to–5 V Digital Control signal is used to directly control a 5 $\rm V_{p-p}$ analog signal.

The digital control logic levels are determined by V_{DD} and V_{SS} . The V_{DD} voltage is the logic high voltage; the V_{SS} voltage is logic low. For the example. $V_{DD} = +5 \ V = logic$ high at the control inputs; $V_{SS} = GND = 0 \ V = logic$ low.

The maximum analog signal level is determined by V_{DD} and V_{SS} . The analog voltage must swing neither higher than V_{DD} nor lower than V_{SS} . The example shows a 5 V_{p-p}

signal which allows no margin at either peak. If voltage transients above V_{DD} and/or below V_{SS} are anticipated on the analog channels, external diodes (D_x) are recommended as shown in Figure B. These diodes should be small signal types able to absorb the maximum anticipated current surges during clipping.

The absolute maximum potential difference between V_{DD} and V_{SS} is 18.0 volts. Most parameters are specified up to 15 V which is the recommended maximum difference between V_{DD} and V_{SS} .




Figure A. Application Example





Figure B. External Germanium or Schottky Clipping Diodes

PACKAGE DIMENSIONS

PDIP-24 **P SUFFIX** CASE 709-02 ISSUE C




NOTES:

- 1. POSITIONAL TOLERANCE OF LEADS (D), SHALL BE WITHIN 0.25 (0.010) AT MAXIMUM MATERIAL CONDITION, IN RELATION TO SEATING PLANE AND EACH OTHER.
- DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
- 3. DIMENSION B DOES NOT INCLUDE MOLD FLASH.
- 4. CONTROLLING DIMENSION: INCH.

	INC	HES	MILLIN	ETERS	
DIM	MIN	MAX	MIN	MAX	
Α	1.235	1.265	31.37	32.13	
В	0.540	0.560	13.72	14.22	
С	0.155	0.200	3.94	5.08	
D	0.014	0.022	0.36	0.56	
F	0.040	0.060	1.02	1.52	
G	0.100	BSC	2.54 BSC		
Н	0.065	0.080	1.65	2.03	
J	0.008	0.015	0.20	0.38	
K	0.115	0.135	2.92	3.43	
L	0.600	BSC	15.24	BSC	
M	0 °	15°	0 °	15°	
N	0.020	0.040	0.51	1.02	

SOIC-24 **DW SUFFIX** CASE 751E-04 ISSUE E



NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 114.5W, 1982.

 CONTROLLING DIMENSION: MILLIMETER.

 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.

 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE
- 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.13 (0.005) TOTAL IN EXCESS OF D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	15.25	15.54	0.601	0.612
В	7.40	7.60	0.292	0.299
С	2.35	2.65	0.093	0.104
D	0.35	0.49	0.014	0.019
F	0.41	0.90	0.016	0.035
G	1.27	BSC	0.050	BSC
J	0.23	0.32	0.009	0.013
K	0.13	0.29	0.005	0.011
M	0 °	8°	0 °	8°
P	10.05	10.55	0.395	0.415
R	0.25	0.75	0.010	0.029

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082–1312 USA Phone: 480–829–7710 or 800–344–3860 Toll Free USA/Canada Fax: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free LISA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.