SSA based global code motion of identical computations

Aditya Kumar Samsung Austin R&D Center aditya.k7@samsung.com Sebastian Pop Samsung Austin R&D Center s.pop@samsung.com

ABSTRACT

We present a global code motion compiler optimization which schedules identical computations across the program so as to save code size. Not only this code motion saves code size, it exposes redundancies in some cases, it exposes more instruction level parallelism in the basic block when the computations are hoisted, and it enables other passes like loop invariant motion to remove more redundancies. The cost model to drive the code motion is based on live range analysis on SSA representation such that the (virtual) register pressure does not increase.

We have implemented the pass in LLVM. It is based on Global Value Numbering infrastructure available in LLVM. The experimental results show an average of 2.5% savings in code size in llvm testsuite, although the code size also increases in many cases because it enables more inlining. We have also seen improvements of approximately 5% in a couple of SPEC 2006 benchmarks viz. gcc and mcf, moreover, register spills reduced for almost all the SPEC 2006 bencmarks when compiled for X86_64. This is an optimistic algorithm in the sense that it considers all identical computations in a function as potential candidates. We make an extra effort to hoist candidates by partitioning the potential candidates in a way to enable partial hoisting in case common hoisting points for all the candidates cannot be found. We also formalize how register pressure will reduce as a result of code-motion and why sorting the list of potential candidates w.r.t. their depth first numbers helps hoist more candidates with less compile time overhead.

1. INTRODUCTION

Compiler techniques to remove redundant computations are composed of an analysis phase that detects identical computations in the program and a transformation phase that reduces the number of run-time computations. Classical scalar optimizations like CSE [6] work very well on single basic blocks but when it comes to detect redundancies across basic blocks these techniques fall short: more

complex passes like GCSE and PRE have been designed to handle these cases based on dataflow analysis [16]. At first these techniques were described in the classical data-flow analysis framework, and later the use of the SSA representation lowered the cost in terms of compilation time [8, 9, 15] and brought these techniques in the main stream: nowadays SSA based PRE is available in every industrial compiler.

This paper describes code-motion of identical computations, a technique that uses the information computed for PRE to detect identical computations but has a transformation phase whose goal differs from PRE: it removes identical computations from different branches of execution. These identical computations in different branches of execution are not redundant computations at run-time and the number of run-time computations is not reduced. It is not a redundancy elimination pass, and thus it has different cost function and heuristics than PRE or CSE. It is more similar to global code scheduling [6, 10] in the sense that it will only move computations. The goals of this code motion are:

- to reduce the code size of the program;
- to improve function inlining heuristics: functions become cheaper to inline when their code size decreases because inliner heuristics in LLVM depends on instruction count.
- to expose more instruction level parallelism: by hoisting identical computations to be executed earlier, instruction schedulers can move heavy computations earlier in order to avoid pipeline bubbles;
- to help out-of-order processors with speculative execution of branches: by hoisting/sinking expressions out of branches, code hoisting can effectively reduce the amount of code to be speculatively executed and hence reduce the critical path;
- to reduce interference/register pressure: For example if all the use operands of an instruction (I) of the form a = b op c are last usages (a kill) then hoisting will reduce the interference by two but increase by one across the path I gets hoisted.
- for SIMD architectures, which execute all branches, it will reduce the total number of instructions to be executed.
- to improve passes that do not work well with branches:

- to improve loop vectorization by reducing a loop with control flow to a loop with a single BB, should all the instructions in a conditional get hoisted or sinked;
- to enable more loop invariant code motion (LICM):
 as LICM does not reason about instructions in the context of loops with conditional branches, codehoisting is needed to move instructions out of conditional expressions and expose them to LICM.

The main contributions of this paper are:

- a new optimistic algorithm to move computations out of branches.
- cost models to reduce live-range and reduce spills,
- a technique to maximize hoisting in an optimistic approach by partitioning the list of potential candidates sorted by their DFS visit number,
- performance evaluation of the implementation in LLVM.

2. RELATED WORK

There are a lot of bug reports in GCC and LLVM bugzillas [2, 5], showing the interest in having a more powerful code hoist transform. The current LLVM implementation of code hoisting in SimplifyCFG.cpp HoistThenElseCodeToIf() is very limited to hoisting from identical basic blocks: the instructions of two sibling basic blocks are read in the same time, and all the instructions of the blocks are hoisted to the common parent block as long as the compiler is able to prove that the instructions are equivalent. This implementation does not allow for an easy extension: first in terms of compilation time overhead the implementation would become quadratic in number of instructions to bisimulate, and second the equivalence of instructions currently uses

$$I1->isIdenticalToWhenDefined(I2)$$

would need to be rewritten to be more general, leading to using a mechanism similar to the idea described in this paper based on GVN.

Rosen et al. explain moving computations successors to remove redundancies [19]. Their algorithm iterates on computations of same rank and move the code with identical computations from the sibling branch. Also there is no notion of partially hoisting the computations so their approach may result in missing many hoisting opportunities.

Dhamdhere [14], Muchnick [17] mention code hoisting in a data flow framework. A list of Very Busy Expressions (VBE) are computed which are hoisted in a basic block where the expression is anticipable (all the operands are available). This algorithm would hoist as far as possible without regarding the impact on register pressure and as such a cost model will be required. Also the description of VBE is based on the classic dataflow model and an adaptation to a sparse SSA representation is required.

GCC recently got code-hoisting [3] which is implemented as part of GVN-PRE: it uses the set of ANTIC_IN and AVAIL_OUT value expressions computed for PRE. ANTIC_IN[B] contains very busy expressions at basic block B i.e., values computed on all paths from B to exit and AVAIL_OUT[B] contains values which are already available. The algorithm hoists top down to a predecessor. It uses ANTIC_IN[B] to

know what expressions will be computed on every path from B to exit, and can be computed in B. It uses AVAIL_OUT[B] to subtract out those values already being computed. The cost function is: for each hoist candidate, if all successors of B are dominated by B, then we know insertion into B will eliminate all the remaining computations. It then checks to see if at least one successor of B has the value available. This avoids hoisting it way up the chain to ANTIC. It also checks to ensure that B has multiple successors, since hoisting in a straight line is pointless. The algorithm continues top down the dominator tree, iterating with PRE until no more changes. One advantage of GCC implementation is that it works in sync with the GVN-PRE such that when new hoisting opportunities are created by GVN-PRE, codehoisting will hoist them.

Barany [7] presented a global scheduler with ILP formulation with a goal to minimize register pressure. The results they got were not very promising. It may be because they only used the scheduler for smaller functions (<1000 instructions) also they compiled the benchmarks for ARM-Cortex which is more resilient to register pressure because it has more registers compared to say X86.

Shobaki [20] also recently presented a combinatorial global scheduler with reasonable performance improvements. It is possible that both Barany and Shobaki's implementation will have similar results when compiled for same target. Also, both suffer the same problem, although Shobaki not so much, of large compile times which is not feasible for industrial compilers like gcc and LLVM.

We got reduction in register spills on all the SPEC2006 benchmarks and reasonable performance improvements with very low compile time overhead.

3. CODE MOTION

The algorithm for code motion uses several common representations of the program that we shortly describe below:

- Control Flow Graph (CFG) and the Dominance (DOM) and Post-Dominance (PDOM) relations [6];
- Static Single Assignment (SSA) [13];
- Global Value Numbering (GVN) [19, 10]: to identify similar computations compilers use GVN. Each expression is given a unique number and the expressions that the compiler can prove identical are given the same number:
- Memory SSA [18]: memory operations that the compiler is able to prove in dependence are linked through use-def chains.

The code-motion pass can be broadly divided into the following steps that we will describe in the rest of this section:

- find candidates suitable for code-motion
- compute a point in the program where it is both legal and profitable to move the code,
- transform the code and update data structures to continue iterative code motion.

3.1 Finding candidates to move

The first step is to find a set of instructions that perform identical computations: this is performed by a linear scan of all instructions of the program and classifying all instructions by their value given by GVN.

The current implementation of GVN in LLVM has some limitations when it comes to loads and stores so we compute the GVN of loads and stores separately. Our solution to value number loads is to hash the address from where the value is to be loaded. For stores, we value number the address as well as the value to be stored at that address.

Another limitation of the current GVN implementation in LLVM is that the instructions dependent on the loads will not get numbered correctly, and so after hoisting all candidates we need to rerun the GVN analysis in order to discover new candidates now available after having hoisted load instructions. This limitation should be addressed in a new implementation of the GVN based on MemorySSA, that would better account for equivalent loads and their dependent instructions.

The process of computing GVN can be on-demand (as we come across an instruction) or, precomputed (computing GVN of all the instructions beforehand). Which process to choose is determined by the scope of code-hoisting we want to perform. In a pessimistic approach, we want to hoist a limited set of instructions from the sibling branches as we iterate the DFS tree bottom-up, it is sufficient to compute GVN values on-demand. Whereas, in the optimistic approach, as described in Section 5.1, we want to move as many instructions as possible, and it would require GVN values to be precomputed.

Once the instructions have been classified in equivalence classes, we compute for each group of equivalent instructions a point in the program that is both legal and profitable for the instructions to be moved to.

3.2 Legality check

Since the equality of candidates is purely based on the value they compute, we need to establish if hoisting them to a common dominator or sinking them to a common post-dominator would be feasible. Once a common dominator (post-dominator) is found, we check whether all the use-operands of the set of instructions are available at that position. In some cases when the operands are not available, it is possible to reinstantiate (remateralize) the use-operands, thus passing the legality check.

Subsequently, it is checked that the side-effects of the computations does not intersect with any side-effects between the instructions to be hoisted/sunk and their hoisting/sinking point.

Moreover, moving memory operations is tricky on paths which have indirect branch targets e.g., landing pad, case statements, goto labels etc., because it becomes difficult to prove safety checks. In our current implementation we discard candidates on those paths.

In the approach, described in Section 5.1, it is possible that a common hoisting point of all the instructions is either too far away, or not legally possible. In these cases, it is still possible to 'partially' hoist a subset of instructions by splitting the set of candidates and finding a closer hoisting point for each subset. For more details see Section 5.1.1.

3.2.1 Legality of hoisting scalars

Scalars are the easiest to hoist because we do not have to analyze them for aliasing memory references. As long as all the operands are available (or can be made available by rematerialization), the scalar computation can be hoisted.

3.2.2 Legality of hoisting loads

The availability of operand to the load (an address) is checked at the hoisting point. If that is not available we try to rematerialize the addresss if possible. Along the path, from current position of the load instruction backwards on the control flow to the hoisting point, we check whether there are writes to memory that may alias with the load, in which case we discard the candidate.

3.2.3 Legality of hoisting stores

For stores, we check the dependency requirements similar to the hoisting of loads. We check that the operands of the store instruction are available at the hoisting point, that there are no aliasing loads or store along the path from the current position to the hoisting point.

3.2.4 Legality of hoisting calls

Call instructions can be divided into three categories: those calls equivalent to purely scalar computations, calls reading from memory, and most of the time, without further information, calls have to be classified as writing to memory, that is the most restrictive form. Each category of call instructions will be handled as described for scalar, load, and store instructions.

3.3 Profitability check (Cost models)

After the legality checks have passed, we check for profitability of hoisting. That takes into account the impact code-hoisting would have on various parameters that affect runtime performance e.g., impact on live-range, gain in the code size. We have established a set of cost models described

in Section 4 for each parameter and tuned them for performance against representative benchmarks.

4. COST MODELS

Similar to any compiler optimization pass, there are several cost functions that are deployed to tune for optimal combination of performance and code-size. Since this is mostly a code-size optimization pass, the goal is to not regress in performance across popular benchmarks at the same time reduce code size as much as possible. Following are the cost models which are implemented:

4.1 Reduce register pressure

Hoisting upwards will decrease the live-range of its use, if it is a last use (a kill), but increase the live-range of its definition. Conversely, sinking will decrease the live-range of the defined register but increase the live-range for killed operands. If the live-range after code-motion is less than before it will be moved.

Essentially, as long as there is one killed operand , code hoisting will either decrease or preserve the register pressure. Similarly, code-sinking will either decrease or preserve the register pressure as long as there is one operand killed at most.

Following example explains how code motion of identical computations can reduce the register pressure. Consider the following example where the labels prefixed with 'P' represent the position of instruction in a basic block (names prefixed with 'B').

b = m c = n

BO: if c is true then goto B3 else goto B4

B1: $a0 = b \le kill > + c \le kill >$

B2: a1 = b < kill > + c < kill >

After hoisting a0 and a1 are removed and a copy of a0 as a01 is placed in B0 just before the branch.

In this case, since 'b' and 'c' are killed in 'a0' and 'a1', hoisting them will reduce the register pressure in B3 and B4 because two operands will be freed.

Ideally, it should be okay to hoist all the instructions and a later a live-range-splitting [11] pass should make the right decision of rematerializing the instruction should it be beneficial to do so. But the current live-range splitting pass of LLVM is not making the optimial decision and we have found regressions while hoisting aggressively.

Moreover, LLVM has a 'getelementptr' instruction which computes the address where a load or a store would happen. It is a scalar computation and gets hoisted frequently even if the loads/stores would not get hoisted. In order to reduce register pressure while hoisting loads, we have restricted hoisting of address computations away from their corresponding loads and stores when the loads and stores cannot be moved. This restriction is only to mitigate the limitations of LLVM's register allocator and may be lifted in the future, when the register allocation rematerialization pass has been improved to catch the regressions.

4.2 In the presence of calls

Hoisting scalars across calls is tricky because it can increase the number of spills. During the frame lowering of

calls, the argument registers, in general, the caller saved registers are saved because they might be modified by the callee and after the call they are restored. So before the call, the register pressure is high because the number of available registers are reduced by the number of caller saved registers. In that situation if a computation is hoisted across the call, that would increase the total number of registers required by one, thus contributing to the register pressure. However, in the special case discussed in Section 4.1, it will be okay to hoist because the register pressure would not decrease.

Hoisting loads/stores across calls also require precise analysis of all the memory addresses accessed by the call. Our implementation being an intraprocedural pass, the analysis is very conservative. In the presence of pure calls, loads can be hoisted but stores can't. Also, if the call throws exceptions, or if it may not return, memory references cannot be hoisted.

4.2.1 Profitability of hoisting scalars

Since scalars are the majority of instructions which are hoisted, we pay special attention in case of hoisting scalars too far, as that may increase register pressure and result in spills. For example hoisting a scalar past a call, as described in Section 4.2. In our current implementation we hoist scalars past a call only when optimizing for code-side (-Os). Ideally, a later stage of live-range splitting pass should split the live-ranges for optimal performance, however, that is not the case with LLVM as we have found regressions when scalars are hoisted too far, as in Section 4. Another way to mitigate this problem is be to reinstantiate (rematerialize) the computation after a call (may be as a different optimization pass).

4.2.2 Profitability of hoisting loads

A load instruction introduces a register where the value loaded will be kept, the register pressure increases by one (unless the operand to load becomes dead at the load). On the other hand, loading a value early will reduce the stall during execution should the value is not in the cache. We generally prefer to hoist load except when the hoisting point is too far (this distance is computed by looking at the experimental results of representative benchmarks, see Section 6).

4.2.3 Profitability of hoisting stores

Since stores do not increase the live-range of any registers, and in some cases it ends the liveness of registers, we hoist all the stores.

4.2.4 Profitability of hoisting calls

Currently we hoist all the calls that are suitable candidates for hoisting.

Since stores and calls are hoisted the least ?? the performance does not change much whether they are hoisted or not.

4.3 Code generation

Once all the legality and profitability checks are satisfied for a set of identical instructions, they are suitable candidates for hoisting. A copy of the computation is inserted at the hoisting point along with any instructions which needed to be rematerialized. Thereafter, all the computations made redundant by the new copy are removed, and the SSA form is restored by updating the intermediate representation (IR)

to reflect the changes. At the same time MemorySSA is also updated to get up-to-date information about memory references.

After one iteration of algorithm runs through the entire function, it creates more oppportunities for higher ranked computations [19]. Currently, this is a limitation of the GVN analysis pass, and so we rerun the code-hoisting algorithm until there are no more instructions left to be hoisted. Obviously, this is not the most optimal approach and can be improved by ranking the computations [19], or by improving the GVN analysis to correctly number loads and dependent instructions.

Finally after the transformation is done, we verify a set of post-conditions to establish that program invariants are maintained: e.g., consistency of use-defs, and SSA semantics

4.4 Illustrative Example

Code hoisting can reduce the critical path length of execution in out of order machines. As more instructios are available at the hoisting point, the hardware has more instructions to reorder. Following example illustrates how hoisting can improve performance by exposing more ILP.

```
float fun(float d, float min, float max, float a)
{
  float tmin, tmax, inv;

  inv = 1.0f / d;
  if (inv >= 0) {
    tmin = (min - a) * inv;
    tmax = (max - a) * inv;
} else {
    tmin = (max - a) * inv;
    tmax = (min - a) * inv;
}
return tmax + tmin;
}
```

In this program the computations of tmax and tmin are identical to the computations of tmin and tmax of sibling branch respectively. Both tmax and tmin depends on inv which depends on a division operation which is generally more expensive than the addition, subtraction and multiplication operations. The total latency of computation across each branch is: $C_{div} + 2(C_{sub} + C_{mul})$ Or, for out of order processors with two add units and two multiply units: $C_{div} + C_{sub} + C_{mul}$

Now if the computation of tmax and tmin are hoisted outside the conditionals, the C code version would look like this:

```
float fun(float d, float min, float max, float a)
{
  float tmin, tmax, tmin1, tmax1, inv;
  tmin1 = (min - a);
  tmax1 = (max - a);
  inv = 1.0f / d;
  tmin1 = tmin1 * inv;
  tmax1 = tmax1 * inv;
  if (inv >= 0) {
    tmin = tmin1;
    tmax = tmax1;
  } else {
    tmin = tmax1;
    tmax = tmin1:
 return tmax + tmin;
}
```

In this code the two subtractions and the division operations can be executed in parallel because there are no dependencies among them. So the total number of cycles will be $max(C_{div}, C_{sub}) + C_{mul} = C_{div} + C_{mul}$; since C_{div} is usually much greater than C_{sub} [4, 1].




Figure 1: CFG to illustrate partitioning

5. CODE HOISTING POLICIES

The amount of hoisting depends on whether we collect GVN of instructions before finding candidates (optimistic) or, on-demand (pessimistic). It also depends on the generality of the GVN algorithm, however, that analysis is beyond the scope of this paper.

5.1 Hoisting bottom up with optimistic approach

In this approach, the goal is to maximize the total number of hoistings in the entire function. This algorithm is very useful when optimizing for code-size. We collect the GVN of all the instructions in the function and iterate on the list of instructions having identical GVNs. After that we find the common dominator dominating all such identical computations and perform legality checks, as described in Section 3.2. Often times it is not possible to hoist all the instructions to one common dominator, due to legality constraints, e.g., intersecting side-effects, or profitability constraints, e.g., hoisting point too far. In those cases, this algorithmn would partition the list of identical instructions into subsets which can be partially hoisted to their respective common dominators. The partition algorithm is described as follows:

5.1.1 Partition the list of hoisting candidates to maximize hoisting

In order to hoist a subset of identical instructions, we partition the list of all candidates in a way to maximize the total number of hoistings. By sorting the list of all the candidates in the increasing order of their depth first search discovery time stamp [12] (DFSIn numbers), we make sure that candidates closer in the list have their common dominator nearby. In Figure-1, if B3, B4, B5, and B6 have identical computations and for some reason they cannot be hoisted together at B0, then we partition the set of hoistable candidates in their DFSIn order. In this case the DFSIn ordering would be B3, B4, B5, B6 which will allow the instructions in B3, B4 to be hoisted at B1 and those in B5, B6 to be hoisted at B2.

In our current implementation we keep as many candidates in one set as possible (greedy approach). We split the list at a point where the legality checks fail to hoist subset of candidates which are legal to hoist and then start finding new hoisting point for the remaining ones.

5.2 Hoisting bottom up with pessimistic approach

In the pessimistic approach, the basic blocks are traversed in the inverse depth-first order, computing the GVN of instructions as they come by. The GVN of sibling branches are compared for equality. Once such a candidate is found, it is hoisted in the common dominator. All the leaf nodes are visited before the non-leaf nodes (bottom-up) because instructions are hoisted upwards.

The pessimistic algorithm is fast, results in fewer spills and also hoists fewer instructions. We have implemented optimistic approach because it is more general and can be tuned down to closely mimic pessimistic approach by changing a flag.

5.3 Time complexity of algorithm

The complexity of code hoisting is linear in number of instructions that could be hoisted in the program, matching the complexity of PRE on SSA form. The analysis phase is based on the Global Value Numbering (GVN), the same analysis used for PRE, followed by the computation of a partition of identical expressions to be hoisted in a same location to guarantee safety properties and program performance, and followed by a simple code generation that adds the identified instruction in the hoisting point and removes all the now redundant expressions.

6. EXPERIMENTAL EVALUATION

We ran LLVM test-suite (trunk:d87471f8) with the patch (trunk:86940146). All the experiments were conducted on x86_64 Ubuntu-Linux machine and at -Ofast optimization level. The results for code-hoisting are listed in Table 1. The table lists the number of scalars, loads, stores and calls hoisted as well as removed. For each category, the number of instructions removed is greater or equal to the number of instructions hoisted because each hoisting is performed only when at least one identical computation is found.

Loads are hoisted the most followed by scalars, stores and calls in decreasing order. This was the common trend in all our experiments. One reason why loads are hoisted the most is the early execution of this pass (before mem2reg) in the LLVM pass pipeline. Passes like mem2reg, instcombine might actually remove those loads so this order may change should this pass be scheduled later.

Metric	Number
Scalars hoisted	6791
Scalars removed	9696
Loads hoisted	14802
Loads removed	20719
Stores hoisted	15
Stores removed	15
Calls hoisted	8
Calls removed	8
Total Instructions hoisted	21616
Total Instructions removed	30438

Table 1: Code hoisting metrics on LLVM test-suite

Other static metrics are listed in Table 2. Here we can see that except for rematerializing defs for splitting, which has an overhead of 2%, all other parameters have less than 1% overhead. This is to explain why the performance does not go down with our implementation (and cost-model) of code hoisting pass.

While benchmarking LLVM test-suite we see both increase as well as decrease in the codesizes of the final binaries. Since the pass runs early, it affects many optimizations which rely on the number of instructions, lenth of the use-def chain, and

Metric	Before	After
Call sites deleted, not inlined	1988	1988
Functions deleted (all callers found)	38250	38255
Functions inlined	154986	154985
Allocas merged together	212	212
Caller-callers analyzed	193042	193092
Call sites analyzed	414336	414381
Rematerialized defs for spilling	18321	18326
Rematerialized defs for splitting	5719	5842
Spill slots allocated	42912	42970
Spilled live ranges	61330	61362
Spills inserted	50724	50784

Table 2: Static metrics before and after codehoisting on LLVM test-suite

Code-size metric (.text)	Number
Total benchmarks	497
Total gained in size	39
Total decrease in size	58
Median decrease in size	2.9%
Median increase in size	2.4%

Table 3: Code size metrics on LLVM test-suite

other metrics. For instance, the inliner is impacted by a decrease in the number of instructions in the caller and callee, as its heuristics estimate the size of functions to be inlined. Various code-size metrics are shown in Table 3. All but one benchmark varied between -5.32% and 5.43%. In one benchmark FreeBench/distray/distray.test, the codesize increased by 35.38%. In this benchmark 3 more functions got inlined (15 as compared to 12) and because of that 10 more vector instructions got generated (81 vs. 71), 3 calls got hoisted/sunk as (compared to 0), one loop got unswitched (compared to 0), 6 high latency machine instructions got hoisted out of loop, 59 (compared to 30) machine instructions got hoisted out of loop, 70 (compared to 39) machine instructions were sunk.

The code shown in Section 4.4 is a reduced example that appears in a hot loop of a proprietary benchmark. When the expressions are hoisted from the conditional clauses, the overall performance of that benchmark improves by 15% on an out-of-order processor due to increased instruction level parallelism, and better scheduling of the instructions, accommodating for the long latency of the division operation.

7. CONCLUSION AND FUTURE WORK

We have presented the GVN based code hoisting algorithm. The primary goal is to reduce the code size but it benefits performance in some cases as well. To preserve performance and not hoist too much we have implemented several cost models described in Section 4. Since those cost models depend on a set of thresholds, it requires tuning, as such, we used representative benchmarks to tune them.

Currently, we rerun the algorithm until there are no more instructions left to be hoisted. This is not the most optimal approach and results in expensive analyses to be recomputed. This can be improved by ranking the computations [19]. Also GVN-hoist runs very early in the pass pipeline,

it will be good to evaluate the codesize/performance impact when it is run in sync with GVN-PRE just like GCC does.

With the implementation of code-hoisting in LLVM, the passes which rely on the code-size/instruction-count to make optimization decisions needs to be revisited. The first candidate would be the inliner. We have seen different inlining decisions in Table 3, before and after code-hoisting was enabled. Since inliner has several magic numbers tuned for the previous pass layout, it would need some improvement.

8. ACKNOWLEDGMENTS

We would like to thank Daniel Berlin for his code reviews and for his feedback on earlier versions of this paper and Brian Grayson for motivating examples that started this work.

9. REFERENCES

- Arm cortex-a57 software optimization guide. http://infocenter.arm.com/help/topic/com.arm.doc. uan0015b/Cortex_A57_Software_Optimization_Guide_external.pdf.
- [2] GCC bugs related to code hoisting. Bug IDs at https://gcc.gnu.org/bugzilla: PR5738, PR11820, PR11832, PR21485, PR23286, PR29144, PR32590, PR33315, PR35303, PR38204, PR43159, PR52256.
- [3] GCC code hoisting. https://gcc.gnu.org/viewcvs/gcc?view=revision &revision=238242.
- [4] Intel 64 and ia-32 architectures optimization reference manual. http://www.intel.com/content/dam/doc/manual/64-ia-32architectures-optimization-manual.pdf.
- [5] LLVM bugs related to code hoisting. Bug IDs at https://llvm.org/bugs: 12754, 20242, 22005.
- [6] A. V. Aho, R. Sethi, and J. D. Ullman. Compilers, Principles, Techniques. Addison wesley, 1986.
- [7] G. Barany and A. Krall. Optimal and heuristic global code motion for minimal spilling. In *International Conference on Compiler Construction*, pages 21–40. Springer, 2013.
- [8] P. Briggs and K. D. Cooper. Effective partial redundancy elimination. In ACM SIGPLAN Notices, volume 29, pages 159–170. ACM, 1994.
- [9] F. Chow, S. Chan, R. Kennedy, S.-M. Liu, R. Lo, and P. Tu. A new algorithm for partial redundancy elimination based on ssa form. In ACM SIGPLAN Notices, volume 32, pages 273–286. ACM, 1997.
- [10] C. Click. Global code motion/global value numbering. In $ACM\ SIGPLAN\ Notices,$ volume 30, pages 246–257. ACM, 1995.
- [11] K. D. Cooper and L. T. Simpson. Live range splitting in a graph coloring register allocator. In *International Conference on Compiler Construction*, pages 174–187. Springer, 1998.
- [12] T. H. Cormen, C. E. Leiserson, R. L. Rivest, and C. Stein. Introduction to algorithms, volume 6. MIT press Cambridge, 2001.
- [13] R. Cytron, J. Ferrante, B. K. Rosen, M. N. Wegman, and F. K. Zadeck. An efficient method of computing static single assignment form. In *Proceedings of the 16th ACM SIGPLAN-SIGACT symposium on Principles of programming languages*, pages 25–35. ACM, 1989.
- [14] D. M. Dhamdhere. A fast algorithm for code movement optimisation. ACM SIGPLAN Notices, 23(10):172–180, 1988.
- [15] R. Kennedy, S. Chan, S.-M. Liu, R. Lo, P. Tu, and F. Chow. Partial redundancy elimination in ssa form. ACM Transactions on Programming Languages and Systems (TOPLAS), 21(3):627–676, 1999.

- [16] E. Morel and C. Renvoise. Global optimization by suppression of partial redundancies. Communications of the ACM, 22(2):96–103, 1979.
- [17] S. S. Muchnick. Advanced compiler design implementation. Morgan Kaufmann, 1997.
- [18] D. Novillo. Memory ssa-a unified approach for sparsely representing memory operations. In Proc of the GCC Developers' Summit. Citeseer, 2007.
- [19] B. K. Rosen, M. N. Wegman, and F. K. Zadeck. Global
- value numbers and redundant computations. In *Proceedings* of the 15th ACM SIGPLAN-SIGACT symposium on Principles of programming languages, pages 12–27. ACM, 1988.
- [20] G. Shobaki, M. Shawabkeh, and N. E. A. Rmaileh. Preallocation instruction scheduling with register pressure minimization using a combinatorial optimization approach. ACM Transactions on Architecture and Code Optimization (TACO), 10(3):14, 2013.