# MT Review Session 2: RISC-V

TAs: Nithila Poongovan

## Midterm PSA

Please do not include anything typed/printed on your cheatsheet!
We will be confiscating cheat sheets that do not meet this requirement...

#### Introduction to RISC-V

- RISC-V is an assembly language
  - Programs are translated to assembly via the compiler
- RISC-V ISA has 32 registers, including a program counter
  - x0: always stores 0
  - o t-registers: temporary registers
  - o a-registers: argument registers
  - s-registers: save registers
  - sp: stores the stack pointer
  - o ra: stores the return address of the caller

```
High-level language (C) int x = 5;

Low-level language (RISC-V) addi a0, x0, 5

Machine code 10100000000101000111
```

#### Learn to use the CS61C Reference sheet!

#	Name	Description	#	Name	Desc
<b>x</b> 0	zero	Constant 0	x16	a6	Args
x1	ra	Return Address	x17	a7	
x2	sp	Stack Pointer	x18	s2	
<b>x</b> 3	gp	Global Pointer	x19	s3	
×4	tp	Thread Pointer	<b>x20</b>	s4	ers
<b>x</b> 5	t0	_	x21	s5	gist
<b>x</b> 6	t1	Temporary Registers	x22	s6	Saved Registers
x7	t2	ricgisters	x23	s7	ved
x8	s0	Saved	x24	s8	Sa
<b>x</b> 9	s1	Registers	x25	s9	
×10	a0	Function	x26	s10	
×11	a1	Arguments or Return Values	x27	s11	
x12	a2		x28	t3	es
x13	a3	Function	x29	t4	Temporaries
×14	a4	Arguments	<b>x</b> 30	t5	mpc
x15	a5		x31	t6	Te
Calla	rsaver	registers		100	

#### **CORE INSTRUCTION FORMATS**

	31	27	26	25	24	20	19	15	14	12	11	7	6	0
R		funct7			rs	2	r	s1	fun	ct3	rc	1	Opco	ode
I		im	m[11:	0]			r	s1	fun	ct3	rc	l	Opco	ode
$\mathbf{S}$		imm[11:	5]		rs	2	r	s1	fun	ct3	imm[	4:0]	opco	de
SB		imm[12 10	):5]		rs	2	r	s1	fun	ct3	imm[4	:1 11]	opco	de
$\mathbf{U}$				in	nm[31	:12]					ro	l	opco	de
UJ	UJ imm[20		0 10:1	11 19:	12]				rc	l	opco	de		

Instruction		Name	Description	Туре	Opcode	Funct3	Funct7	
add	rd rs1 rs2	ADD	rd = rs1 + rs2	R	011 0011	000	000 0000	

### **Calling Convention**

## By convention, registers are classified as one of ...

- caller-saved
  - The function invoked (the callee) can do whatever it wants to them!
  - Means that the caller can not count on their contents not being destroyed
- callee-saved
  - The function invoked must restore them before returning (if used)

#### JUMP!

IMPORTANT: the immediate in any jump AND branch instruction is NOT the address of the instruction it is moving to, but THE OFFSET to that instruction

	Label provided	Register provides address to jump to
Do not return after call	j [label]	jr [reg]
Return after call (LINK)	jal [rd] [label]	jalr [rd] [reg] [imm]

#### Warm-Up Exam Questions...

Q3.3 (6 points) Write a sequence of at most two instructions or pseudoinstructions that are equivalent to the j loop instruction.

SU22 Final Q3.3

1	 	 
2		

You must use a jalr instruction or jalr pseudoinstruction in at least one of the blanks. You may not use a jal instruction, branch instruction, or jal pseudoinstruction in any of the blanks.

#### SU23 Midterm Q4.1

Q4.1 (2 points) We want to create a pseudoinstruction to check whether a number is odd or not. This instruction, written is\_odd rd rs1, will put the value 1 in rd if the value in rs1 is odd, and the value 0 otherwise. What is the RISC-V instruction that is\_odd rd rs1 would translate to? You may only use one instruction, and you may not use any pseudoinstructions.

Note: Your solution may include rd and rs1.

#### Warm-Up Exam Questions...

Q3.3 (6 points) Write a sequence of at most two instructions or pseudoinstructions that are equivalent to the j loop instruction.

SU22 Final Q3.3

You must use a jalr instruction or jalr pseudoinstruction in at least one of the blanks. You may not use a jal instruction, branch instruction, or jal pseudoinstruction in any of the blanks.

#### SU23 Midterm Q4.1

Q4.1 (2 points) We want to create a pseudoinstruction to check whether a number is odd or not. This instruction, written is\_odd rd rs1, will put the value 1 in rd if the value in rs1 is odd, and the value 0 otherwise. What is the RISC-V instruction that is\_odd rd rs1 would translate to? You may only use one instruction, and you may not use any pseudoinstructions.

Note: Your solution may include rd and rs1.

andi rd rs1 1

#### Exam question: Summer 2019 Midterm 1 Q5 (modified)

Implement strncpy in RISC-V.

```
char* strncpy(char* destination, char* source, unsigned int n); strncpy takes in two char* arguments and copies up to the first n characters from source into destination. If it reaches a null terminator, then it copies that value into destination and stops copying in characters. If there is no null terminator among the first n characters of source, the string placed in destination will not be null-terminated. strncpy returns a pointer to the destination string.
```

Assume a0 = destination, a1 = sources, a2 = n

TIP: come up with pseudocode first!

### Exam question: Summer 2019 Midterm 1 Q5 (modified)

#### Pseudocode:

```
i = 0
while (i != n):
    copy_one_char_from_source_to_dest
    if source_is_null_terminator:
        return dest
    increment source pointer
return dest
```

#### Pseudocode:

## Summer 2019 Midterm 1 Q5 (modified)


#### RISC-V Code:

```
# a0 = dest, a1 = source, a2 = n
strncpy:
    li t0, 0
                           # t0 = counter = 0
                           # t2 = storing ptr to dest start
    mv t2, a0
loop:
    beq t0, a2, end
                        # if counter = n, end
    lb t1, 0(a1)
                           # char = source[a1]
    sb t1, 0(a0)
                           \# dest[a0] = char
                           # if char == '/0', end
    beq t1, x0, end
    addi t0, t0, 1
                           # counter += 1
    addi a1, a1, 1
                           # source += 1
    addi a0, a0, 1
                           # dest += 1
    j loop
                           # repeat loop
end:
                           # t2 contains the original dest
    mv a0, t2
    ret
```

## General Calling Convention strategy

- 1. Put parameters in a place where function can access them
  - Put parameters in argument registers
- 2. Transfer control to function
  - Jump instruction
- 3. Acquire (local) storage resources needed for function
  - Make room for local variables on stack
- 4. Perform desired task of the function
- 5. Put result value in a place where caller code can access it
  - a0-a1 register
- 6. Return control to point of origin
  - Ret = jr ra = jalr x0 ra 0

### Storing on the stack: Visual



# assume a0=2 main: al= 3 addi 52 x0 1 mul 53 a0 a 1 black box! jal ra f1 y fl: my 53 a0 add s2 al a2

mv al 53 slli s2 s2 2

1. Fill in the following RISC-V code so that it properly follows convention. Assume that all labels not currently in the code are external functions. You may not need all the lines provided.

Pro:	
Body:	
	mv s1 a0
	jal ra foo
	mv s2 a0
	addi a0 x0 6
Loop:	
	beq a0 x0 Epi
	addi a0 a0 -1
	mv s3 a0
	jal ra foo
	addi s2 s2 a0
	mv a0 s3
F	j Loop
Epi:	

```
Body:
Pro:
                                              s1 a0
                                           mv
     addi sp sp -16
                                           jal ra foo
     sw ra \theta(sp)
                                           mv s2 a0
     sw s1 4(sp)
                                           addi a0 x0 6
     sw s2 8(sp)
     sw s3 12(sp)
                                     Loop:
                                           beq a0 x0 Epi
                                           addi a0 a0 -1
                                           mv s3 a0
                                           jal ra foo
                                           addi s2 s2 a0
                                           mv a0 s3
                                           j Loop
```

```
Body:
Pro:
                                                s1 a0
                                            mv
     addi
           sp sp -16
                                                               Callee
                                             jal ra foo
           ra 0(sp)
                                                             function foo
     SW
                                            mv | s2 | a0
     sw s1 4(sp)
                                             addi a0 x0 6
     sw s2 8(sp)
          s3 12(sp)
                                      Loop:
     SW
                                             beg a0 x0 Epi
Epi:
                                             addi a0 a0 -1
     lw
         s3 12(sp)
     lw s2 8(sp)
                                            mv s3 a0
     lw s1 4(sp)
                                             jal ra foo
     lw ra 0(sp)
                                             addi s2 s2 a0
     addi sp sp 16
                                            mv a0 s3
     jr ra
                                              Loop
```

#### RISC-V Instruction Formats

- To convert a RISC-V instruction to binary, we first need to know what instruction format it belongs to
  - R-format: belongs to general arithmetic instructions with only (R)egisters
  - I-format: belongs to instructions that use an (I)mmediate
    - Load instructions and JALR are I instructions!!
    - Beware of I and I\* instructions (I\* contains slli, srli, srai)
  - S-format: belongs to (s)ave instructions
  - U-format: belong to instructions that use (u)pper immediates
  - B-format: belong to instructions that (b)ranch
  - J-format: belongs to instructions that have unconditional (j)umps!

#### EXAM QUESTION: Summer 2018 MT1 Q5

You are given the following RISC-V code:

Loop: andi t2 t1 1
srli t3 t1 1
bltu t1 a0 Loop
jalr s0 s1 MAX\_POS\_IMM
...

1) What is the value of the byte offset that would be stored in the immediate field of the bltu instruction?

2) What is the binary encoding of the bltu instruction? Feel free to use the following space for scratch work—it will not be graded. Put your final answer in hexadecimal.

31

)x\_\_\_\_\_

You are given the following RISC-V code:

. . .

1) What is the value of the **byte offset** that would be stored in the immediate field of the bltu instruction?

2) What is the binary encoding of the bltu instruction? Feel free to use the following space for scratch work—it will not be graded. Put your final answer in hexadecimal.

31	0

2) What is the binary encoding of the bltu instruction? Feel free to use the following space for scratch work—it will not be graded. Put your final answer in hexadecimal.

```
bltu t1 a0 Loop
t1 = x6 = 0000110
a0 = x10 = 0b01010
opcode = 110 0011
funct3 = 110
imm = -8 = 0b1 1111 1111 1000
[1][111111] | 01010 | 00110 | 110 | [1100][1] | 1100011
\rightarrow 0h 1111 1110 1010
\rightarrow 0x F E
                                                             imm[4:1|11]
                                                                         opcode
                     imm[12|10:5]
                                                      funct3
                                    rs2
                                               rs1
                   31
                              25 24
                                         20 19
                                                   15 14
                                                           12 11
                                                       PC = PC + offset
bltu rs1 rs2 label Branch if Less Than (Unsigned)
                                                                                   110 0011 110
```

(a) Leave your answers fully simplified as integers. Do not leave powers of 2 in your answer! Feel free to use a calculator to simplify your answer.

You want to build a mini RISC-V instruction architecture that only supports 16 registers, which allows the length of the register fields to be shortened. Assuming that you use the extra bits to extend the immediate field, what is the range of half-word instructions that can be reached using a branch instruction in this new format? [ <lower bound>, <upre>upper bound>

i <b>.</b>	(0.75 pt) <lower bound=""></lower>
i <b>.</b>	(0.75 pt) <upper bound=""></upper>

i. (0.75 pt) <lower bound>

```
-8192
```

```
[-2<sup>13</sup>, 2<sup>13</sup> - 1] Since we now only need 4 bits for the register fields, for Branch instructions, the immediate field will have 14 bits.

14 bits + 1 implicit 0 -> range = [-2^14, 2^14 - 2 (since imm[0] is set to 0)] -> divide each bound by 2 since half-word (2-byte) instructions -> [-2^13, 2^13 - 2]
```

8191

 $[-2^{13}, 2^{13} - 1]$  Since we now only need 4 bits for the register fields, for Branch instructions, the immediate field will have 14 bits.

#### Tricky Exam Q: Fall 19 Final Q4a,b

#### Q4) Felix Unger must have written this RISC-V code! (30 pts = 3\*10)

## mystery: la t6, loop loop: addi x0, x0, 0 ### nop lw t5, 0(t6) addi t5, t5, 0x80 sw t5, 0(t6) addi a0, a0, -1 bnez a0, loop ret

You are given the code above, and told that you can read and write to any word of memory without error. The function **mystery** lives somewhere in memory, but *not* at address **0x0**. Your system has no caches.

a) At a functional level, in seven words or fewer, what does mystery(x) do when x < 10?</li>

- b) One by one, what are the values of a0 that bnez sees with mystery(13) at every iteration? We've done the first few for you. List no more than 13; if it sees fewer than 13, write N/A for the rest.
  - 12, 11, \_\_\_\_\_, \_\_\_\_, \_\_\_\_, \_\_\_\_, \_\_\_\_, \_\_\_\_, \_\_\_\_, \_\_\_\_, \_\_\_\_, \_\_\_\_, \_\_\_\_, \_\_\_\_,

#### Keep in mind:

- What 'la' does
- a0 = x10

### Tricky Exam Q: Fall 19 Final Q4a,b

```
mystery:
        la t6, loop
                                Loads address of first instruction of loop in t6
loop: addi x0, x0, 0
                                       ### nop
        lw t5, 0(t6)
                                 Loads 4 bytes at t6 -> loads first loop instruction
        addi t5, t5, 0x80
                                 Adds 0x80 to instruction -> effectively increases rd by 1
               t5, 0(t6)
        SW
                                 Saves modified instruction at address
        addi a0, a0, -1
                                  Decrements a0 = x10 by 1
        bnez a0, loop
                                 If a0 is not 0, then go back to loop
        ret
                                  Jump to address stored in 'ra'
```

#### Tricky Exam Q: Fall 19 Final Q4a,b

```
mystery:
        la t6, loop
loop: addi x0, x0, 0
                                      ### nop
        lw t5, 0(t6)
                                Loads 4 bytes at t6 -> loads first loop instruction
        addi t5, t5, 0x80
                                 Adds 0x80 to instruction -> effectively increases rd by 1
        sw t5, 0(t6)
                                Saves modified instruction at address
        addi a0, a0, -1
                                 Decrements a0 = x10 by 1
        bnez a0, loop
                                 If a0 is not 0, then go back to loop
        ret
                                 Jump to address stored in 'ra'
```

#### Answer to 4b

We're merrily rolling along, resetting all the registers, when we reset x10 = a0! But then "addi a0,a0,-1" makes it -1 so it actually never hits the stopping "branch equal to zero" case then! So the bnez sees -1, then -2, then -3 as the resetter continues along its merry way.

2nd

Reset register # on "nop" line	a0 before addi line	bnez sees a0 value
0	13	12
1	12	11
2	11	10
3	10	9
4	9	8
5	8	7
6	7	6
7	6	5
8	5	4
9	4	3
10	0	-1 (or 2 <sup>32</sup> - 1)
11	-1	-2 (or 2 <sup>32</sup> - 2) -3 (or 2 <sup>32</sup> - 3)
12	-2	-3 (or 2 <sup>32</sup> - 3)

Set "nop" instruction to addi x10 x0 0 -> a0 resets to 0!!