

UVM Cookbook Recipe of the Month: C-Based Stimulus for UVM

Tom Fitzpatrick

Verification Evangelist

Design Verification Technology

October, 2012



The Idea Behind The Methodology




- OVM & UVM underpin best practices
 - It's all about people…
 - Team Development
- Peopleware is most important
 - Develop Skill Set
 - Common language
 - Strategy and cohesion
 - Clarity and transparency
- A Guiding Methodology
 - Provides Freedom From Choice
 - Avoids Chaos and Repetition
 - Ease of Use APIs
 - Not just for Super-heroes!



Verification Challenges

Coverage , Process, & Debugging Still Identified as Top Priorities



Source: Wilson Research Group and Mentor Graphics 2010 Functional Verification Study

Non-FPGA Designs



How Do We Create More Tests?

Creating Sufficient Tests to Verify the Design (Coverage Closure)


35% 32%


- UVM Sequences
 - Run with multiple seeds
 - Use factory to swap sequences
- inFact Intelligent Testbench Automation
 - Graph-based stimulus
 - Run as UVM Sequence
- Why Not C Code?
 - SW Engineers are available to write tests
 - Devlop device driver code early
 - Reuse tests at higher levels of integration
 - Run on target device



How To Use C Code? Option 1: Use CPU Model

- Compile C code to run on processor model
- Instantiate processor along with DUT
- Use UVM to drive additional stimulus
 - Background traffic
- Pros
 - Visibility into CPU internals
- Cons
 - Setup overhead
 - Performance overhead








How To Use C Code? Option 2: Register R/W API + UVM Registers

- A C register read/write API
 - Use DPI to call SV tasks
 - SV tasks make UVM register accesses
 - C code runs on host workstation
- Pros
 - Lightweight
 - Simple extension to existing UVM environment
- Cons
 - Lack of CPU visibility










Quick Review: UVM Registers


- Registers contain fields
 - Fields contain bits
- Register block contains all registers that pertain to a DUT block
 - May also contain sub-blocks
- Register map specifies register offsets
 - Defines target sequencer
 - Defines register-to-bus adapter
- Register sequence executes register transactions





Quick Review: UVM Registers – The Env


```
class spi_env extends uvm_env;
  `uvm component utils(spi env)
  apb agent m apb agent;
 spi env config m cfq;
 reg2apb_adapter reg2apb;
 uvm_reg_predictor #(apb_seg_item) apb2reg_predictor;
 function void build phase(uvm phase phase);
   uvm config db #(apb agent config)::set(this, "m apb agent*", "apb agent config",
      m_cfg.m_apb_agent_cfg);
   m_apb_agent = apb_agent::type_id::create("m_apb_agent", this);
   apb2req predictor =
        uvm req predictor #(apb seg item)::
        type id::create("apb2reg predictor", this);
  endfunction:build_phase
 function void connect phase(uvm phase phase);
   reg2apb = reg2apb adapter::
                        type id::create("reg2apb");
    if(m_cfg.spi_rm.get_parent() == null) begin
     m_cfg.spi_rm.APB_map.set_sequencer(
                      m_apb_agent.m_sequencer, reg2apb);
    end
   apb2reg predictor.map = m cfg.spi rm.APB map;
   apb2reg_predictor.adapter = reg2apb;
   m_cfg.spi_rm.APB_map.set_auto_predict(0);
   m apb agent.ap.connect(apb2reg predictor.bus in);
  endfunction.
```





Quick Review: UVM Registers – Reg Block


```
class spi reg block extends uvm reg block;
  `uvm object utils(spi reg block)
 rand ctrl ctrl_reg;
 rand divider divider req;
 uvm_reg_map APB_map; // Block map
 virtual function void build();
    ctrl reg = ctrl::type id::create("ctrl");
    ctrl_reg.configure(this, null, "");
   ctrl reg.build();
    ctrl_reg.add_hdl_path_slice("ctrl", 0, 14);
   divider reg=divider::type id::create("divider");
   divider req.configure(this, null, "");
   divider req.build();
    divider_reg.add_hdl_path_slice("divider", 0, 16);
    APB map = create map("APB map", 'h0, 4,
                         UVM LITTLE ENDIAN);
   APB_map.add_reg(ctrl_reg, 32'h00000010, "RW");
   APB_map.add_reg(divider_reg, 32'h00000014, "RW");
    add_hdl_path("top_tb.DUT", "RTL");
  endfunction
```





Quick Review: UVM Registers – Sequence

```
class send_10_chars_seq extends spi_bus_base_seq;
  `uvm object utils(send 10 chars seq)
 uvm_reg_data_t control_config = 32'h2c30 ;
 uvm_reg_data_t data_0 = 32'hDEAD_BEEF,
                 data 1 = 32'hBAAD CAFE;
  task body;
    super.body();
    spi_rm.divider_reg.write(status, 2, .parent(this));
    spi_rm.ctrl_reg.write(status, control_config, .parent(this));
    spi_rm.ss_reg.write(status, 1, .parent(this));
   repeat(10) begin
      spi rm.rxtx0 req.write(status, data 0,
                             .parent(this));
      spi_rm.rxtx1_reg.write(status, data_1,
                             .parent(this));
      spi rm.ctrl req.write(status,
          (control_config + 32'h100), .parent(this));
      spi_rm.ctrl_reg.read(status, data,
                            .parent(this));
      while(data[8] == 1) begin
        spi_rm.ctrl_reg.read(status, data,
                             .parent(this));
      end
      data 0++;
      data 1++;
    end
  endtask: body
```







C Stimulus Package Overview

- Requires a register model
- C code accesses registers via (addr,data)
 - Normal C code
 - `include reg_api.h
- Package uses DPI to convert to register reads/writes

UVM test starts the C stimulus



An (Incredibly Simple) Example





How It Works

```
c_stimulus_pkg.sv
task automatic c_reg_read(input int address, output int data);
                                                                         Exported SV tasks
                                                                             called by C
endtask
task automatic c req write ( nput int address, input int data);
  uvm_reg_data_t reg_data;
  uvm status e status;
  uvm_reg write_reg;
  write_reg = get_register_from_address(address);
  if(write_reg == null) begin
    `uvm error("c req write", $sformatf("Reqister not found at address: %0h", address))
    return;
  end
                                                             Test
  req data = data;
  if(interrupt_in_progress == 1) begin
    wait(interrupt_in_progress == 0);
  end
 write reg.write(status, req data);
                                               C code
endtask: c_reg_write
                                                Req
                                                                    UVC<sub>(agent)</sub>
                                                                                Monitor -
export "DPI-C" task c reg write;
export "DPI-C" task c reg read;
                                                                     Sequencer
export "DPI-C" task wait_lns;
                                                                      Breg
                                                                             Driver ___
import "DPI-C" context task start_c_code();
```



Back to the Example

```
simple_test.c
reg_api.c
#include "req api.h"
                                                              #include "spi_regs.h"
int req read(int address) {
                                                              #include "req api.h"
  int data;
  c_reg_read(address, &data);
                                                              int simple_test_routine() {
  return data;
                                                                int control = 0x2c30;
                                                                int status;
void reg write(int address, int data) ←
                                                                reg write(CTRL, control);
  c_reg_write(address, data)
                                                                status = reg_read(CTRL);
void hw_wait_lns(int n) {
  wait lns(n);
                                                              Test
void register_thread() {
  svSetScope(svGetScopeFromName(
                     "c stimulus pkq"));
                                                C code
                                                 Reg
                                                                     UVC<sub>(agent)</sub>
c_stimulus_pkg.sv
                                                                                 Monitor 
export "DPI-C" task c_reg_write;
export "DPI-C" task c_reg_read;
                                                                       Sequencer
export "DPI-C" task wait 1ns;
                                                                       Breg
                                                                              Driver __
import "DPI-C" context task start c code();
```

Side-by-Side

.parent(this));

C Code

```
int send_10_test_routine() {
 while(i < 10) {
   reg_write(TX0, data_0);
   req write(TX1, data 1);
   reg write(CTRL, (control + 0x100));
   status = req read(CTRL);
   while((status & 0x100) == 0x100) {
      status = req read(CTRL);
    i++;
   data 0++;
   data 1++;
 return 0;
```



end


end

endtask

data 0++;

data 1++;

Adding Additional C Test(s)





Handling Interrupts - isr_pkg

```
int test.c
                                               int test.svh
#include "spi regs.h"
                                               task simple test::run phase(uvm phase phase);
#include "reg api.h"
                                                 phase.raise objection(this, "Test Started");
                                                 set c stimulus register block(spi rm);
int int_test_routine(
  int control = 0x2c30;
                                                  fork
                                                    start c code();
  int status;
                                                   bckgrnd seq.start(env.spi.segr);
 req write(CTRL, control);
                                                   begin
  status = req read(CTRL);
                                                      forever begin
                             Does NOT call
                                                        m_env_cfg.wait_for_interrupt();
                            register_thread()
                                                        interrupt_service_routine();
   spi_isr(
int
                                                      end
                                                    end
  status = reg_read(CTRL);
                                                  join_any
 reg_write(SS, 0x0);
                                                 phase.drop_objection(this, "Test Ended");
                                                endtask
                                              isr_pkg.sv
                                               import c_stimulus_pkg::*;
int start_c_code ()
                                               task interrupt_service_routine;
 int_test_routine
                                                 interrupt_in_progress = 1;
  return 0;
                                                 start_isr();
                                                 interrupt in progress = 0+
                                               endtask: interrupt service routine
int start_isr()
  spl_lsr();
                                               import "DPI-C" context task start_isr();
```

Compilation and Simulation

Compile the c_stimulus_pkg.sv file, and if required, the isr_pkg.sv

```
vlog $(C_PKG_HOME)/c_stimulus_pkg.sv -dpiheader sv_dpi.h
vlog $(C_PKG_HOME)/isr_pkg.sv -dpiheader sv_dpi.h
```

Compile non-default C test routines in a test package:

```
vlog +incdir+$(TEST_PKG_HOME)
$(TEST_PKG_HOME)/test_pkg.sv -dpiheader sv_dpi.h
```

Compile the reg_api.c file

```
vlog +incdir+$(C_PKG_HOME) $(C_PKG_HOME)/reg_api.c
```

Compile the C application c code

```
vlog +incdir+$(C_CODE_HOME) $(C_CODE_HOME)/my_c_code.c
    -ccflags -I$(C_PKG_HOME)
```

Simulate

```
vsim top_tb +UVM_TESTNAME=spi_c_int_test
```



UVM C Stimulus Summary

- Provides a light-weight solution to allow C code to interact with the DUT
 - At the register level
- Allows for development of C code earlier in the project
- Lets software team contribute to test development
- Different from UVM Connect
 - Targeted only at allowing C code to communicate with Registers
 Ideally, C code will be application-level
 - UVM Connect lets mixed-language components communicate
 - UVM Connect supports command-and-control across languages





WHERE EDUCATION MEETS OPPORTUNITY VERIFICATION ACADEMY

Verification Academy—Provide the necessary skills that enable you to take advantage of today's latest advanced functional verification techniques.

Wide Variety of Topics

- Verification Planning FPGA Verification
- •Metrics for SoC Verification •ABV
- Basic and Advanced UVM/OVM
 ◆CDC
- •UVM Express •UVM Connect •ADMS
- Intelligent Testbench Automation
- System Verilog Testbench Acceleration







WHERE EDUCATION MEETS OPPORTUNITY VERIFICATION ACADEMY

Verification Academy—Provide the skills that enable you to take advanta latest advanced functional verification

Wide Variety of Topics

- Verification Planning
 FPGA Verification
- •Metrics for SoC Verification •ABV
- Basic and Advanced UVM/OVM
 ◆CDC
- •UVM Express •UVM Connect •ADMS
- Intelligent Testbench Automation
- System Verilog Testbench Acceleration



UVM/OVM Online Methodology Cookbook Available too!







- - X


WHERE EDUCATION MEETS OPPORTUNITY VERIFICATION ACADEMY

Verification Academy skills that enable you to latest advanced function

Wide Variety c

- Verification Planning F.
- •Metrics for SoC Verifi
- Basic and Advanced UVI
- •UVM Express •UVM Co
- Intelligent Testbench Au
- SystemVerilog Testbench A





UVM/OVM Online Methodology Cookbo







WHERE EDUCATION MEETS OPPORTUNITY VERIFICATION ACADEMY

Verification Academy skills that enable you to latest advanced function

Wide Variety c

- Verification Planning Fi
- •Metrics for SoC Verifi
- Basic and Advanced UVI
- •UVM Express •UVM Co
- Intelligent Testbench Au
- •SystemVerilog Testbench A



Privacy policy About Disclaimers

MENTOR GRAPHICS UNIV/OVM DOCUMENTATION
MACRIBANISES DE DIVISIOSISSES

MINTO ANNO INCLUSIVAÇÃO DE PERO
MINTO ANNO INCLUSIVAÇÃO

EOT/Overview

End-of-test Guide
Learn about the available end-of-test
mechanisms


THE STREET CONTRACTOR STREET, STREET,

Table of Contents

Artifice

Options

O



For the latino profess information, of the second s

UVM/OVM Online Methodology Cookbound Available 100:



Graphics

www.mentor.com