

The UVM Register Layer Introduction and Experiences

Steve Holloway – Senior Verification Engineer Dialog Semiconductor

Overview



- Register Model Requirements
- UVM Register Layer
- Creating the Register Model
- Register Modeling Recipes
- Conclusions



Register Model Requirements




- A standard modeling approach
 - Previous use of internal register models and OVM_RGM
 - Transition to UVM within Dialog
- Distributed register blocks
 - Register block per IP
 - Access & update on a per-field basis
- Non-standard "quirky" registers e.g.
 - Locking dependent on bus master
 - "Snapshot" coherency between registers
 - Interrupt / event generation
- Passive update of register model
 - Re-use in other (directed) environments
- Automated generation



UVM Register Layer (UVM_REG)




- Abstract model for registers and memories in DUT
 - Maintains a "mirror" of the DUT registers
- Hierarchy analogous to DUT:
 - Register Block
 - Register File
 - Memory
 - Register
 - Field
- Standardised register access API
 - Address-independent instance/string names
- Address maps
 - model access via a specific interface / bus master





Register Model Components








Register Access API



write()

- Generate a physical write to the DUT register
 read()
- Generate a physical read from the DUT register
 set()
- Set the desired value of the register in the model get()
- Get the desired value of the register from the model update()
- Update the DUT with the desired value in the model mirror()
- Read the DUT register and check / update the model value predict()
 - Set the value of the register in the model



Creating the Register Model



parent,





function new(string name = "SYS CTRL 0");

`uvm_object_utils(SYS_CTRL_0)

super.new(name,16,build_coverage(UVM_NO_COVERAGE));

endfunction

endfunction

endclass: SYS CTRL 0

field configuration

```
int unsigned
                                                                                    size,
                                                                    int unsigned
                                                                                    lsb pos,
class SYS_CTRL_0 extends uvm_reg;
                                                                    string
                                                                                    access,
                                                                    bit
                                                                                    volatile,
  rand uvm reg field SYS CONFO;
                                                                                    reset,
                                                                    uvm reg data t
  rand uvm_reg_field SYS_CONF1;
                                                                    bit
                                                                                    has_reset,
  rand uvm reg field SYS STATUSO;
                                                                    bit
                                                                                    is rand,
                                                                    bit individually accessible)
  virtual function void build(); 
    SYS CONF0 = uvm req field::type id::create("SYS CONF0");
   SYS_CONF0.configure (this, 1, 0, "RW", 0, 1'h0, 1, 1, 1);
```

function void configure(uvm reg

build() of regmodel

hierarchical



Handling "Quirky" Registers



- UVM_REG gives simple model for "free"
 - "Dumb" storage subject to 1 of 25 pre-defined access policies:
 - {"RW", "RC", "RS", "WRC", . . . }
 - Most of our registers are more quirky than this
- More complex behaviour is handled by callbacks
 - Pre-defined "hook" methods called during model update
 - pre_read()
 - post_read()
 - pre_write()
 - post_write()
 - post_predict()
- Using "passive" prediction, important to use post_predict() hook



Simple Callback – "Control" field



```
Set
  Write
                                                After predictor

    Clear

                                                has observed
  Write
                                                     R/W
                                                                            value before
                                                                              predict()
class control reg field cbs extends uvm reg cbs;
  virtual function void post predict(input uvm_reg_field
                                        input uvm reg data t previous,
                                                                             value to be
                                        inout uvm_reg_data_t value,__
                                                                              set after
                                        input uvm predict e
                                                              kind,
                                                                              predict()
                                        input uvm path e
                                                              path,
                                        input uvm reg map
                                                              map);
    if (kind == UVM PREDICT WRITE)
      value = (value === 2'b01) ? 2'b01 :
                                                                            UVM PREDICT READ
               (value === 2'b10) ? 2'b00 : previous;
                                                                           UVM PREDICT WRITE
                                                                           UVM PREDICT DIRECT
  endfunction
endclass: control reg field cbs
```



Callback for Locking Behaviour




```
class lock reg field cbs extends uvm reg cbs;
                                                   Locking field
  string m lock name;
                                                    name in
  `uvm object utils(lock reg field cbs)
                                                   constructor
  function new(string name = "lock_reg_field_cbs", string lock_name = "");
    super.new(name);
   m lock name = lock name;
  endfunction: new
 virtual function void post_predict(. . .);
    if (kind == UVM PREDICT WRITE) begin
                                                 Extract the lock
      map.get_fields(fields);
                                                 field from map
      foreach(fields[i])
        if (fields[i].get_name() == m_lock name)
          if (fields[i].get())
            value = previous;
                                                 If locked, revert
  endfunction: post predict
                                                   to previous
```



Modeling Status Registers



RTC Counter Field declared as "RO"



```
task my_scoreboard::update_rtc_count;
int unsigned cnt = 0;

forever begin
   @(timer_event_e);
   void'(m_regmodel.SYS_RTC_COUNT.predict(cnt++));
end

endtask: update_rtc_count

reg.predict(value, .kind(UVM_PREDICT_WRITE));
reg.predict(value, .kind(UVM_PREDICT_READ));
```



Handling DUT Uncertainty



Sometimes we don't know exactly when a DUT register will change

```
Register Model

DUT Register

0

????
1
```

Don't update if comparison is disabled

```
task my_scoreboard::uncertainty_window;
forever begin
    @(window_start_e);
    my_fld.set_compare(UVM_NO_CHECK);
    @(window_end_e);
    my_fld.set_compare(UVM_CHECK);
    end
endtask: uncertainty_window
```

```
class my_reg_field extends uvm_reg_field;
function void do_predict(. . .);
super.do_predict(rw, kind, be);
if (kind == UVM_PREDICT_READ)
  if (get_compare() == UVM_NO_CHECK)
    value = previous;
endfunction: do_predict
endclass: my_reg_field
```



Using Extension Information



Additional information can be attached to register access via "extension" object.

```
uvm_reg my_reg;
my_bus_info extra_info = new();
m_regmodel.get_reg_by_name("SYS_CTRL_0");
extra_info.master_id = HOST;
my_reg.write(status, data, .parent(this), .extension(extra_info));
```

Adapter needs to use get_item() to access extension info

```
virtual function uvm sequence item reg2bus(const ref uvm reg bus op rw);
    my bus info
                        extra info;
   uvm reg item item = get_item(); 
                                                            uvm addr map
                                                            calls set item()
    $cast(extra info, item.extension)
                                            extension is a
    bus trans.addr
                        = rw.addr;
                                             uvm_object
    bus trans.data
                        = rw.data;
    bus trans.master id = extra info.master id;
    return bus trans;
Endfunction: reg2bus
```



Synchronising to Register Access



```
class trigger reg field cbs extends uvm reg cbs;
 virtual function void post predict(. . .);
   uvm event access event;
   if (kind == UVM_PREDICT_WRITE) begin
      if (value != previous) begin
        access_event = uvm_event_pool::get_global($psprintf("%s_WRITE", fld.get_name()));
        access event.trigger();
      end
    end
  endfunction
                                                                Synchronise
endclass: trigger reg field cbs
                                                              across env with
                                                              uvm event pool
task my scoreboard::model timer();
  uvm event ev timer start = uvm event pool::get global("TIMER START WRITE");
  ev timer start.wait trigger();
endtask: model timer
```



Conclusions



- Register Modeling Standard is key to UVM
 - Inconsistent approach with OVM
 - UVM_REG has all features necessary
- UVM 1.1 issues
 - No support for passive compare & update (Mantis #3540)
 - ~20 bug fixes in UVM-1.1a
- Callbacks have to be used for "quirky" registers
 - VMM concept adopted by UVM
 - Can become complex if "layering" behaviours
- Good examples & boilerplate at http://www.verificationacademy.com





Energy Management Excellence Questions ?

