

# The UVM Register Layer Introduction, Experiences and Recipes

Steve Holloway – Principal Verification Engineer Dialog Semiconductor

#### **Overview**



- Register Model Requirements
- UVM Register Layer
- Creating the Register Model
- Register Modeling Recipes

Conclusions



## Register Model Requirements




- A standard modeling approach
  - Previous use of internal register models and OVM\_RGM
  - Transition to UVM within Dialog
- Distributed register blocks
  - Register block per IP
  - Access & update on a per-field basis
- Non-standard "quirky" registers e.g.
  - Locking dependent on bus master
  - "Snapshot" coherency between registers
  - Interrupt / event generation
- Passive update of register model
  - Re-use in other (directed) environments
- Automated generation



## UVM Register Layer (UVM\_REG)



- Abstract model for registers and memories in DUT
  - Maintains a "mirror" of the DUT registers
- Hierarchy analogous to DUT:
  - Register Block
  - Register File
  - Memory
  - Register
  - Field
- Standardised register access API
  - Address-independent instance/string names
- Address maps
  - model access via a specific interface / bus master






uvm\_reg

### **Register Model Components**








#### Register Access API



#### write()

- Generate a physical write to the DUT register
   read()
- Generate a physical read from the DUT register
   set()
- Set the desired value of the register in the model get()
- Get the desired value of the register from the model update()
- Update the DUT with the desired value in the model mirror()
- Read the DUT register and check / update the model value predict()
  - Set the value of the register in the model



set()

#### **Creating the Register Model**





Specification



class SYS CTRL 0 extends uvm reg;

#### field configuration

```
function void configure (uvm reg
                                         parent,
                        int unsigned
                                         size,
                        int unsigned
                                         lsb pos,
                        string
                                         access,
                        bit
                                         volatile,
                        uvm reg data t reset,
                                         has reset,
                        bit
                                         is rand,
                        bit
                        bit individually accessible)
```

rand uvm\_reg\_field SYS\_CONF0;
rand uvm\_reg\_field SYS\_STATUS0;

virtual function void build();
 SYS\_CONF0 = uvm\_reg\_field::type\_id::create("SYS\_CONF0");
 SYS\_CONF0.configure (this, 1, 0, "RW", 0, 1'h0, 1, 1, 1);
 . . .

endfunction

function new(string name = "SYS\_CTRL\_0");
 super.new(name,16,build\_coverage(UVM\_NO\_COVERAGE));
endfunction

`uvm\_object\_utils(SYS\_CTRL\_0)

endclass: SYS\_CTRL\_0

hierarchical build() of regmodel



## Handling "Quirky" Registers



- UVM\_REG gives simple model for "free"
  - "Dumb" storage subject to 1 of 25 pre-defined access policies:
  - {"RW", "RC", "RS", "WRC", . . . }
  - Most of our registers are more quirky than this
- More complex behaviour is handled by callbacks
  - Pre-defined "hook" methods called during model update
    - pre\_read()
    - post\_read()
    - pre\_write()
    - post\_write()
    - post\_predict()
- Using "passive" prediction, important to use post\_predict() hook



#### Simple Callback – "Control" field



```
Set
  Write
                                                After predictor

    Clear

                                                has observed
  Write
                                                    R/W
                                                                           value before
                                                                             predict()
class control reg field cbs extends uvm reg cbs;
  virtual function void post predict(input uvm reg field
                                       input uvm reg data t previous,
                                                                            value to be
                                       inout uvm reg data t value,__
                                                                             set after
                                       input uvm predict e kind,
                                                                             predict()
                                       input uvm path e path,
                                       input uvm reg map
                                                            map);
    if (kind == UVM PREDICT WRITE)
      value = (value === 2'b01) ? 2'b01 :
                                                                           UVM PREDICT READ
               (value === 2'b10) ? 2'b00 : previous;
                                                                          UVM PREDICT WRITE
                                                                          UVM PREDICT DIRECT
  endfunction
endclass: control reg field cbs
```



#### Callback for Locking Behaviour




```
class lock reg field cbs extends uvm reg cbs;
                                                   Locking field
  string m lock name;
                                                    name in
  `uvm object utils(lock reg field cbs)
                                                   constructor
  function new(string name = "lock reg field cbs", string lock name = "");
    super.new(name);
    m lock name = lock name;
  endfunction: new
 virtual function void post predict(. . .);
                                                           Extract the lock
                                                           field from block
    if (kind == UVM PREDICT WRITE) begin
      lock fld = m reg block.get field by name(m lock name);
      if (lock field.get())
                                                           If locked, revert
            value = previous;
                                                            to previous
  endfunction: post predict
```



#### **Modeling Status Registers**



RTC Counter Field declared as "RO"



```
task my_scoreboard::update_rtc_count;
int unsigned cnt = 0;

forever begin
   @(timer_event_e);
   void'(m_regmodel.SYS_RTC_COUNT.predict(cnt++));
end


reg.predict(value, .kind(UVM_PREDICT_WRITE));
reg.predict(value, .kind(UVM_PREDICT_READ));
```



#### **Handling DUT Uncertainty**



Sometimes we don't know exactly when a DUT register will change





#### **Using Extension Information**



Additional information can be attached to register access via "extension" object.

```
uvm_reg my_reg;
my_bus_info extra_info = new();
m_regmodel.get_reg_by_name("SYS_CTRL_0");
extra_info.master_id = HOST;
my_reg.write(status, data, .parent(this), .extension(extra_info));
```

Adapter needs to use get\_item() to access extension info



#### **Synchronising to Register Access**



```
class trigger reg field cbs extends uvm reg cbs;
 virtual function void post predict(. . .);
    uvm event access event;
    if (kind == UVM PREDICT WRITE) begin
      if (value != previous) begin
        access event = uvm event pool::get global($psprintf("%s WRITE", fld.get name()));
        access event.trigger();
      end
    end
  endfunction
                                                                Synchronise
endclass: trigger reg field cbs
                                                               across env with
                                                              uvm_event_pool
task my scoreboard::model timer();
  uvm event ev timer start = uvm event pool::get global("TIMER START WRITE");
```




endtask: model timer

ev timer start.wait trigger();

#### Using SVA with the Register Model



GPIO – a function of input & register settings




How can we "hook" the regmodel into a testbench?



#### **Hooking in the Regmodel**





#### **Conclusions**



- Register Modeling Standard is key to UVM
  - Inconsistent approach with OVM
  - UVM\_REG has all features necessary
- Early UVM 1.1 issues
  - No support for passive compare & update (Mantis #3540)
  - ~20 bug fixes in UVM-1.1a, several more in 1.1b; 1.1c
- Callbacks have to be used for "quirky" registers
  - VMM concept adopted by UVM
  - Can become complex if "layering" behaviours
- Good examples & boilerplate at <a href="http://www.verificationacademy.com">http://www.verificationacademy.com</a>





# Energy Management Excellence Any Questions?

