# ECE-571 AMBA 3 AHB-LITE Protocol Design and Verification

- Arjun Gopal
- Shrikrishna
- Nirlipth
- Udit

# Main Objective


- •Synthesizable Slave Memory module
- •Bus Functional Model for the Master Side
- •Usage of System Verilog constructs to perform functional Verification
- •Perform Veloce emulation in TBX BFM mode

Implemented both design and testbench from scratch


# Introduction

- Protocol developed by ARM
- •AHB-Lite comes from AMBA- family of bus protocol specification
- Provide interconnects among all the functional blocks on a SoC
- Provides all the basic functions required by the majority of AMBA AHB slave and master design
- Also used in embedded processors with one or more CPUs or signal processors and multiple peripherals
- •Single Master
- •Multiple Configurable Slaves
- Arbitration not required

- \* AHB → Advanced high performance bus
- \* AMBA -> Advanced micro-controller bus architecture



# Block diagram of the design



## **AHB-Lite Transactions**

#### •Master Side:

- Basic Read
- Basic Write
- Burst Read inc. burst lengths -1,4,8,16
- Burst Write inc. burst lengths-1,4,8,16

#### Communication is initiated by master

#### Slave Side:

- Can make the master wait
- Can give an Error Response
- But, slave can't terminate transaction; can ask master to insert wait state
- •All transactions are pipelined




Figure 3-1 Read transfer






Figure 3-2 Write transfer

## **Environment**

- Master: is written/programmed using a Bus Functional Model Approach (not Synthesizable)
  - It contains a host of tasks read,write that encompass the way the DUT is used.
  - By calling those tasks a read or a write would occur on the bus/interface of the DUT
- Slave: is just a memory module which is our DUT and is programmed to be synthesizable. We have parameterized the number of slaves used in our module
- Monitor: This module just monitors the bus traffic and checks if the protocol is being followed by the ongoing transactions using assertions. The results have been updated in an Assertion Scoreboard.
- Interface: Consists of all the bus related signals and a slave modport to provide a proper lookup for the slave.



## AHB Lite Master Signals



#### **OUTPUTS**

- •HADDR: The 32 bit address based on which read and write happens.
- •HWRITE: '1' write operation '0' read operation.
- •HBURST : Determines what type of burst is sent (4/8/16 Beats)
- •HTRANS: Operates in 4 modes Idle, busy(initiated by Master), Non-Sequential and Sequential.
- •HWDATA: During write operation, data to be written is sent via this bus.

#### **INPUTS**

- HREADY: Slaves transfer response '1' previous transaction completed: '0' wait state
- HRESP: Provides an error response if you try to write to a read only memory.
- HRDATA: Data which is read is transmitted through this bus.

## SV constructs used:

- Constraint Randomization + Packet Class
- Packages To define all parameters and global constants.
- Interface Contains Master BFM and Bus Signals
- Program Block: Is scheduled in the Reactive region which prevents race condition from occurring
- Assertions Used in the monitor module to verify the functionality of Protocol

```
interface AHBInterface (input HCLK, input HRESETn);
HADDR:
   logic [ADDRESS WIDTH-1:0]
                              HWRITE:
   logic
   logic [HSIZE WIDTH-1:0]
                              HSIZE;
   logic [BURST SIZE-1:0]
                              HBURST ;
   logic [TRANSFER TYPE-1:0]
                              HTRANS,
   logic [DATA WIDTH-1:0]
                              HWDATA;
                              HRDATA;
   logic [DATA WIDTH-1:0]
   logic
                              HREADY:
   logic
                              HRESP;
   bit [ADDRESS WIDTH-1:0]
                              ADDR;
   int i,j,k,n;
   int count=0;
modport Slave (
               output HREADY,
               output HRESP,
               output HRDATA,
               input HADDR,
               input HWRITE,
               input HSIZE,
               input HBURST,
               input HTRANS,
               input HWDATA,
               input HCLK,
               input HRESETn
                  );
```

```
//////////PACKET CLASS///////////////////
class PacketClass:
    rand bit [31:0] Address rand, Data rand;
    constraint c { Address rand > 32'h000000000;
                         < 32'h00000400;
           Address rand
endclass
////////PROGRAM BLOCK////////////////
program test(AHBInterface InterfaceInstance);
    int rd, rd wait;
    PacketClass pktCls;
////////////INITIAL BLOCK///////////////
    initial begin
        pktCls = new();
        assert(pktCls.randomize());
        //InterfaceInstance.write (32'h00000004, '1);
        InterfaceInstance.write(pktCls.Address rand,pktCls.Data rand);
        #20;
        //InterfaceInstance.read (32'h00000004, rd);
        InterfaceInstance.read (pktCls.Address rand, rd);
                package definesPkg;
                /*************SLAVE************/
                           ADDRESS DEPTH = 1024;
                parameter
                            READ ONLY START ADDRESS = 32 h00000000;
                parameter
                            READ ONLY END ADDRESS = 32'h00000003;
                parameter
                            WAIT ADDRESS = 32'h00000005;
                parameter
                /*****************************/
                parameter ADDRESS WIDTH = 32;
                parameter DATA WIDTH
                parameter HSIZE WIDTH
                                        = 3;
                parameter BURST SIZE
                                        = 3;
                parameter TRANSFER TYPE = 2;
                parameter IDLE
                                        = 2'b00;
                parameter BUSY
                                        = 2'b01;
                parameter NON SEQ
                                        = 2'b10;
                                        = 2'b11;
                parameter SEQ
                endpackage
```

## **BFM Tasks**

#### Read Task

#### Write Task

#### **Burst Read**

```
task burst read (bit [ADDRESS WIDTH-1:0] addr,
                                                                fork
                input int BEATS,
                input int busy,
                output bit [DATA WIDTH-1:0] data burst[31:0])
    automatic int i, j=0;
    @ (posedge HCLK) ;
    HADDR = addr:
    HTRANS = NON SEQ;
    HWRITE = 1'b0;
    @ (posedge HCLK) ;
    HADDR = addr +1;
    repeat (busy)
        begin
        1++;
        HTRANS = BUSY;
        @ (posedge HCLK) ;
        if(j == busy) HTRANS = SEQ;
        end
    i=0:
    repeat (BEATS-2)
        begin
        @ (posedge HCLK) ;
        HADDR = HADDR + 1;
        HTRANS = SEO;
        data burst4[i] = HRDATA;
        i=i+1:
        end
        @ (posedge HCLK) ;
        data burst4[i] = HRDATA;
        i=i+1;
        @ (posedge HCLK) ;
        data burst4[i] = HRDATA;
endtask
```

#### **Burst Write**


```
begin
                                                    begin
repeat (BEATS)
                                                     repeat (BEATS)
    begin
                                                         begin
    if (i==0)
                        HTRANS = NON SEQ;
    HADDR = addr;
                                                         @ (posedge HCLK) ;
    HWRITE = 1;
                                                         HWDATA = data4[j];
    @ (posedge HCLK) ;
                                                         while (!HREADY) wait(HREADY);
    HADDR = addr;
                                                         j = j + 1;
    while (!HREADY) wait (HREADY):
                                                         k = k+1;
    addr = addr+1;
    i=i+1;
                                                         if (busy == 32 'd1)
    if (busy == 32'd1)
                                                              begin
        begin
                                                              if (k==2)
        if (i==2)
                                                                   begin
            begin
                                                                   @ (posedge HCLK) ;
            HTRANS = BUSY:
                                                                   end
            @ (posedge HCLK) ;
                                                              end
            end
        end
                                                         if (busy == 32'd2)
    if (busy == 32'd2)
                                                              begin
        begin
                                                              if (k==3)
       if (i==3)
                                                                   begin
            begin
            HTRANS = BUSY;
                                                                   @ (posedge HCLK) ;
            @ (posedge HCLK) ;
                                                                   @ (posedge HCLK) ;
            @ (posedge HCLK) ;
                                                                   end
            end
                                                              end
        end
                                                         end
    if ( (busy=32'd1) | (busy ==32'd2) )
                                                    end
        begin
                                                join
       if ((i!=2) || (i!=3))
                                           endtask
            HTRANS = SEQ;
        end
            HTRANS = SEQ;
```

Burst Write Cntd.

# AHB Lite Slave Module

#### AHB Slave Top Module encloses

- Configurable No. of Slaves implemented with generate endgenerate block
- Parameterized Decoder
- Parameterized Mux
- Default Slave (sends error responses if address given is out of the address space)



#### Parameterized decoder and Mux

```
//paramterized decoder
module decoder(input logic [`NoOfSlaves-1:0] Decode_address,output logic [`NoOfSlaves-1:0] HSEL );
   assign HSEL = (`NoOfSlaves'b01) << Decode_address;
endmodule

//paramterized mux
assign decode_address = SlaveInterface.HADDR[AddrSpace+$clog2(`NoOfSlaves)-1:AddrSpace];
assign SlaveInterface.HRESP = HRESP_BUS[decode_address];
assign SlaveInterface.HREADY = HREADY_BUS[decode_address];
assign SlaveInterface.HREADY = HREADY_BUS[decode_address];</pre>
```

#### Slave responses


- HREADY = 0
   Slave asks master to insert wait states
- HREADY = 1, HRESP = 0 Successful transfer response (OK response)
- HREADY = 1, HRESP = 1 Error response


#### **Error responses**

- If address exceeds the address space, default slave provides an error response
- If the master tries to write into a read-only address, an error response is generated

## Slave Memory

- •A RAM Block used as Slave.
- •Read and Write operations performed with a read / write enable signal
- •RAM specs:
  - •No. of Slaves Configurable between 1 and 4
  - •Width Configurable at compile time
  - Configurable address space of a slave between 000H and 3FFH
  - •The addresses continue for every next slave. i.e the 2<sup>nd</sup> slave has addresses from 400H to 7FFH and so on.
  - •00H to 03H addresses in every RAM are configured to be read-only addresses





## Assertions

. Usage of Concurrent and Immediate Assertions

TYPE OF CHECK	TOTAL COUNT	PASS COUNT	FAIL COUNT
error check	10	10	0
read only error check	6	6	0
basic write error	34	34	0
basic read error check	20	20	0
basic burst write check	32	32	0
basic burst read check	36	36	0
HREADY check	12	12	0
busy to sequential check	35	35	0
Sequential wait check	11	11	0
bursts count check4	10	10	0
bursts count check8	10	10	0
bursts count check16	12	12	0
address_change4	13	13	0
address change8	25	25	0
address change16	24	24	0

YPE OF CHECK	TOTAL COUNT	PASS COUNT	FAIL COUNT
error check	96	 15	81
read only error check	11	9	2
basic write error	23	23	0
basic read error check	20	20	0
basic burst write check	21	21	0
basic burst read check	36	36	0
HREADY check	12	12	0
busy to sequential check	19	19	0
Sequential wait check	122	111	11
bursts count check4	10	10	0
bursts count check8	10	10	0
bursts_count_check16	12	12	0
address_change4	13	13	0
address_change8	25	25	0
address change16	24	24	0

```
property basic read;
   //@(posedge Bus.HCLK) disable iff ((Bus.HTRANS==2'b00 || Bus.HTRANS==2'b01) && Bus.HBURST!='0) Bus.HWRITE ##1 Bus.HREADY;
   @ (posedge Bus.HCLK) disable iff ((Bus.HTRANS==2'b00 || Bus.HTRANS==2'b01) && Bus.HBURST>'0 || (Bus.HADDR > ((2**10) * `NoOfSlaves))) $fell(Bus.HWRITE) |=> Bus.HREADY;
   //assertion worked - for basic read -> hwrite is detected low at the 2nd clk, at the third clk, hready goes high
endproperty
// assertion worked - basic burst write
property basic burst write;
@ (posedge Bus.HCLK)
disable iff (Bus.HTRANS == 2'b01)
((Bus.HWRITE==1) && (Bus.HTRANS == 2'b10) ) |=> (Bus.HREADY=='1) ;
endproperty
property seq check;
@ (posedge Bus.HCLK)
(( (Bus.HWRITE=='1) || (Bus.HWRITE=='0) ) && (Bus.HTRANS==2'b10) ) |=> (Bus.HTRANS == 2'b11);
endproperty
property HREADY check;
@ (posedge Bus.HCLK) (Bus.HREADY == 1'b0) |=> $stable (Bus.HADDR && Bus.HWRITE && Bus.HWDATA) ;
endproperty
```

#### **Test Cases**

```
InterfaceInstance.burst write (32'h0700,4, 0,data burst);
 #20;
 InterfaceInstance.burst read (32'h0700,4, 2,data burst read);
 #20;
 $display ("DATA - 2 BUSY - 4 BEAT BURST - SLAVE 2 = %d, %d, %d, %d, %d\n", data_burst_read[0], data_burst_read[1], data_burst_read[2], data_burst_read[3] );
 //InterfaceInstance.read (32'h00100706, rd);
 //$display ("DATA @ address 04h = %h", rd wait);
 rfaceInstance.burst write (32'h0100,8, 0,data burst);
 rfaceInstance.burst read (32'h0100,8, 0,data burst read);
```

## **Emulation -veloce**

- Emulation on veloce solo performed in TBX-BFM Mode
- Design and environment partitioned into top\_tb and top\_hdl files
- Used pragmas and clocked tasks to get the BFM running on Veloce Solo along with Synthesizable Slave Top module
- top\_tb is the testbench that resides on Veloce Solo Host server. Constrained randomization used to generate address particularly for Slave 1 & Slave 2
- Tests driven from Program endprogram block in top\_tb

## **Supported features of the Protocol**

- Basic Read
- Basic Write
- Burst Read for Burst length 4
- Burst Write for Burst length 4
- Busy states and wait states not supported-hard to implement after partitioning

top\_hdl: Interface, clocked tasks in the BFM generate –endgenerate block to generate configurable no. of Synthesizable Slaves

top\_tb: Class, Program, final, tasks

## Pragmas used:

tbx clkgen
pragma tbx xtf
pragma attribute top\_hdl partition\_module\_xrtl
pragma attribute AHBInterface partition\_interface\_xif

#### Emulation Results - PureSim

```
First Slave operations
Basic operations:
Address:000003ed
                       DataWritten:39944c90
                                               Data Read: 39944c90 ---- PASS
Address:00000257
                       DataWritten:684b2ef0
                                               Data Read:684b2ef0 ---- PASS
Address:0000003d
                       DataWritten:36c11d55
                                               Data Read:36c11d55 ---- PASS
Address:000001b4
                       DataWritten:9e39f4a3
                                               Data Read:9e39f4a3 ---- PASS
Address:000003a2
                       DataWritten:d923ad20
                                               Data Read:d923ad20 ---- PASS
Address:000000b7
                       DataWritten:2856744e
                                               Data Read: 2856744e ---- PASS
Address:000003e9
                       DataWritten:649a607d
                                               Data Read:649a607d ----- PASS
Address:000002bd
                       DataWritten:b5a9a03b
                                               Data Read:b5a9a03b ---- PASS
Address:00000257
                       DataWritten:e1da356c
                                               Data Read:elda356c ---- PASS
Address:000002b1
                       DataWritten:afd15eef
                                              Data Read:afd15eef ---- PASS
First Slave Burst operations
PASS
Address:00000006
                       Data written:0000003b
                                              Data Read:0000003b
Address:00000007
                       Data written:0000003d
                                              Data Read: 0000003d
Address:00000008
                       Data written:0000003f
                                              Data Read:0000003f
Address:00000009
                       Data written:00000041
                                              Data Read:00000041
```

```
Second Slave operations
Address:000005bd
                       DataWritten:6f424c03
                                               Data Read:6f424c03 ---- PASS
Address:00000692
                       DataWritten: 6281acc4
                                               Data Read:6281acc4 ---- PASS
Address:00000447
                                               Data Read:bbac35c3 ---- PASS
                       DataWritten:bbac35c3
Address:00000661
                       DataWritten:d5579d1b
                                               Data Read:d5579d1b ---- PASS
                       DataWritten:524ddfb9
                                               Data Read:524ddfb9 ---- PASS
Address:000005cf
Address: 00000787
                                               Data Read: 975e6523 ---- PASS
                       DataWritten:975e6523
Address:00000468
                       DataWritten:93e2db7f
                                               Data Read:93e2db7f ---- PASS
Address:0000058d
                       DataWritten:0f4f4764
                                               Data Read:0f4f4764 ---- PASS
Address:000007a1
                       DataWritten:af224f5b
                                               Data Read:af224f5b ---- PASS
Address:00000748
                       DataWritten:713f883f
                                               Data Read:713f883f ---- PASS
 Burst operations on Slave 2
PASS
Address:00000706
                       Data written:0000003b
                                               Data Read:0000003b
Address:00000707
                       Data written:0000003d
                                               Data Read: 0000003d
Address:00000708
                       Data written:0000003f
                                               Data Read:0000003f
                       Data written:00000041
Address:00000709
                                               Data Read:00000041
```

```
Basic Reads on Slave 1:
                                  10
Basic Writes on Slave 1:
                                  10
Basic Reads on Slave 2:
                                  10
Basic Writes on Slave 2:
                                  10
Pass count:
                                  20
Fail count:
Burst Reads on Slave 1:
Burst Writes on Slave 1:
Burst Reads on Slave 2:
Burst Writes on Slave 2:
Pass count:
Fail count:
```

#### **Emulation results - Veloce**

```
First Slave operations
Basic operations:
Address:000003ed
                      DataWritten:39944c90
                                               Data Read:39944c90 ---- PASS
Address:00000257
                                               Data Read:684b2ef0 ---- PASS
                      DataWritten:684b2ef0
Address:0000003d
                      DataWritten:36c11d55
                                               Data Read:36c11d55 ---- PASS
Address:000001b4
                       DataWritten:9e39f4a3
                                               Data Read:9e39f4a3 ---- PASS
Address:000003a2
                      DataWritten:d923ad20
                                               Data Read:d923ad20 ---- PASS
Address:000000b7
                      DataWritten:2856744e
                                               Data Read: 2856744e ---- PASS
Address:000003e9
                      DataWritten:649a607d
                                               Data Read:649a607d ---- PASS
Address:000002bd
                      DataWritten:b5a9a03b
                                               Data Read:b5a9a03b ---- PASS
Address:00000257
                       DataWritten:e1da356c
                                               Data Read:e1da356c ---- PASS
Address:000002b1
                      DataWritten:afd15eef
                                               Data Read:afd15eef ---- PASS
First Slave Burst operations
FAIL
Address:00000006
                      Data written:0000003b
                                               Data Read:0000003d
Address:00000007
                      Data written:0000003d
                                               Data Read:0000003f
                                               Data Read: 00000041
Address:00000008
                      Data written:0000003f
Address:000000009
                      Data written:00000041
                                               Data Read: 0000003b
```

```
Second Slave operations
Address:000005bd
                       DataWritten:6f424c03
                                                Data Read:6f424c03 ---- PASS
Address:00000692
                       DataWritten: 6281acc4
                                                Data Read: 6281acc4 ---- PASS
Address:00000447
                       DataWritten:bbac35c3
                                                Data Read:bbac35c3 ---- PASS
Address:00000661
                       DataWritten:d5579d1b
                                                Data Read:d5579d1b ---- PASS
Address:000005cf
                       DataWritten:524ddfb9
                                                Data Read:524ddfb9 ---- PASS
                       DataWritten:975e6523
Address:00000787
                                                Data Read: 975e6523 ---- PASS
Address:00000468
                       DataWritten:93e2db7f
                                                Data Read:93e2db7f ---- PASS
Address:0000058d
                       DataWritten:0f4f4764
                                                Data Read:0f4f4764 ---- PASS
Address:000007a1
                       DataWritten:af224f5b
                                                Data Read:af224f5b ---- PASS
Address:00000748
                       DataWritten:713f883f
                                                Data Read:713f883f ---- PASS
Burst operations on Slave 2
FAIL
Address: 00000706
                       Data written:0000003b
                                               Data Read:0000003d
Address:00000707
                       Data written:0000003d
                                                Data Read:0000003f
Address:00000708
                       Data written:0000003f
                                               Data Read: 00000041
                       Data written:00000041
                                                Data Read:0000003b
Address:00000709
```

```
*********************************
Basic Reads on Slave 1:
                                      10
Basic Writes on Slave 1:
                                      10
Basic Reads on Slave 2:
                                      10
Basic Writes on Slave 2:
                                      10
                                      20
Pass count:
Fail count:
Burst Reads on Slave 1:
Burst Writes on Slave 1:
Burst Reads on Slave 2:
Burst Writes on Slave 2:
Pass count:
Fail count:
```

# Challenges Faced

- Figuring out the testing environment.
- Design from Scratch
- Fork and Join issues
- Veloce To make the BFM synthesizable, to infer memory

## Work distribution

Nirlipth – BFM design, Testcases

Arjun – Assertions

Udit – Slave, Testing

Shrikrishna – Slave configurable, Emulation