

UVM Reference Flow   
Design Overview

UVM Reference Flow version 1.0  
December 2011

Table of Contents

[Acronyms 3](#_Toc263943237)

[Licenses, Terms and Conditions 4](#_Toc263943238)

[Scope 4](#_Toc263943239)

[Introduction 4](#_Toc263943240)

[System AHB bus 5](#_Toc263943241)

Acronyms

| Acronym | Meaning |
| --- | --- |
| AHB | Advanced High Performance Bus |
| AMBA | Advanced Micro-controller Bus Architecture |
| APB | Advanced Peripheral Bus |
| SoC | System On Chip |
| IP  MAC | Intellectual Property  Media Access Controller |
| UVM | Universal Verification Methodology |
| DMA | Direct Memory Access |

Licenses, Terms and Conditions

Refer to the README\_terms\_and\_conditions.txt file located in the installation directory in the <UVM Reference Flow Install area>.

Scope

This document provides the architectural design for the Ethernet Switch SoC design, which used as the basis to demonstrate the UVM reference flow.

Introduction

The functional block diagram of the complete Ethernet switch SoC design is shown in . It has an Ethernet MAC, a processor (Open Risc) and a look-up table to carry out the address resolution. This document specifies the architecture of the SoC.

Figure 1: Ethernet Switch Design

The SoC has the following key components:

1. Processor Subsystem
   1. An Open RISC Processor
   2. AMBA AHB network interconnect
   3. On-chip Memories and memory controllers
   4. DMA
2. Open Core Ethernet Media Access controller (MAC)
3. Address Look up table (ALUT)
4. Support and Control functions. For instance power management and peripherals like UART, SPI, GPO, timer etc

In normal operation, the data flow occurs between two or more of the Ethernet MAC ports. An incoming Ethernet packet from a MAC interface is switched to one or more (broadcast) MAC ports based on the result from Address Lookup up Table (ALUT).

The switching is performed by the embedded firmware running on the processor. The firmware is responsible to allocate the buffers (in the on-chip RAM) into which the MACs can source and sink packets. When a complete packet is available in the memory, the firmware is notified about it. The firmware then parses the packet, extracts the headers and does a lookup on the ALUT. Based on the lookup result, the packet is switched by the firmware to one or more MACs.

System AHB bus

The SoC is built around a multilayer AHB bus which inter-connects the CPU, the memory and peripherals.

A multi-layer implementation can support more parallel accesses than a single layer bus.

AHB masters on the bus initiate data transfers and AHB slaves respond to the data requests. The masters are not memory mapped, while the slaves are memory mapped. Refer to the memory map at the end of the spec for information on the slaves’ memory map.

The bus has a 32-bit data width and runs at half the CPU speed. At 100MHz, the bus can support burst data rates of 400 MB per second for each master-slave channel.

MAC 3

MAC0

MAC1

CPU

DMA

SRAM

AHB

to APB

SMC

AHB to

APB

ROM

**Multi**

**Layer**

**AHB**

MAC2

WB

To

AHB

**Masters**

**Slaves**

M3

M4

M1

M0

M2

M5

S1

S2

S3

S4

S5

APB

Bus

DMA

(Conf)

S6

APB

Bus

The figure above shows six masters connected to six slaves through the multi-layer AHB.   
The APB peripherals interface to the AHB bus through a translating AHB-to-APB bridge.

The table below depicts the connectivity between masters and slaves in the design.   
An “X” indicates that access is legal.

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| **Master** | SRAM  S1 | ROM  S2 | APB Bridge S3 | SMC  S4 | DMA  S5 | APB Bridge S6 |
| **MAC0** | X |  |  |  |  |  |
| **MAC1** | X |  |  |  |  |  |
| **MAC2** | X |  |  |  |  |  |
| **CPU** | X | X | X | X | X | X |
| **DMA** | X |  |  |  |  |  |