

## seL4 IPC Internals (cont)

According to the x86 calling conventions and the seL4 semantics

<b>RDI</b>	stores	<b>syscall number</b>
<b>RSI</b>	stores	<b>message info</b>
<b>RDX</b>	stores	<b>capability pointer</b>
<b>R10</b>	stores	<b>message register 0</b>
<b>R8</b>	stores	<b>message register 1</b>
<b>R9</b>	stores	<b>message register 2</b>
<b>R15</b>	stores	<b>message register 3</b>
<b>R12</b>	stores	<b>reply</b> (only used in MCS configuration)
<b>IPC Buffer</b>	stores	<b>Other message registers</b>

According to seL4's design, the only **first four** message registers will be passed using **physical registers** and the rest will be placed in the IPC Buffer. We will strictly follow this semantic so we need to design the IPC emulation protocol. (next slide)