











SN74LVC2G126

SCES205L - APRIL 1999-REVISED DECEMBER 2014

SN74LVC2G126 Dual Bus Buffer Gate With 3-State Outputs

Features

- Available in the Texas Instruments NanoFree™ Package
- Supports 5-V V_{CC} Operation
- Inputs Accept Voltages to 5.5 V
- Max t_{pd} of 4ns at 3.3V
- Low Power Consumption, 10-µA Max I_{CC}
- ±24-mA Output Drive at 3.3 V
- Typical V_{OLP} (Output Ground Bounce) $< 0.8 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Typical V_{OHV} (Output VOH Undershoot) $> 2 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- I_{off} Supports Live Insertion, Partial-Power-Down Mode, and Back-Drive Protection
- Can Be Used as a Down Translator to Translate Inputs From a Max of 5.5 V Down to the V_{CC}
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model
 - 200-V Machine Model
 - 1000-V Charged-Device Model

2 Applications

- Cable Modem Termination Systems
- High-Speed Data Acquisition and Generation
- Military: Radars and Sonars
- Motor Controls: High-Voltage
- **Power Line Communication Modems**
- SSDs: Internal or External
- Video Broadcasting and Infrastructure: Scalable
- Video Broadcasting: IP-Based Multi-Format Transcoders
- Video Communication Systems

3 Description

These bus transceivers are designed for 1.65-V to 3.6-V V_{CC} operation. The SN74LVC2G126 device is a dual line driver with 3-state output. The output is disabled when the output-enable input is low.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE			
	SM8 (8)	2.95 mm × 2.80 mm			
SN74LVC2G126	US8 (8)	2.30 mm × 2.00 mm			
	DSBGA (8)	1.91 mm × 0.91 mm			

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic






Table of Contents

1	Features 1	9 Detailed Description 9
2	Applications 1	9.1 Overview 9
3	Description 1	9.2 Functional Block Diagram9
4	Simplified Schematic1	9.3 Feature Description9
5	Revision History2	9.4 Device Functional Modes9
6	Pin Configuration and Functions	10 Application and Implementation 10
7	Specifications4	10.1 Application Information 10
•	7.1 Absolute Maximum Ratings	10.2 Typical Application 10
	7.2 ESD Ratings	11 Power Supply Recommendations 11
	7.3 Recommended Operating Conditions	12 Layout 11
	7.4 Thermal Information	12.1 Layout Guidelines 11
	7.5 Electrical Characteristics	12.2 Layout Example 11
	7.6 Switching Characteristics, –40°C to 85°C 6	13 Device and Documentation Support 12
	7.7 Switching Characteristics, –40°C to 125°C 6	13.1 Trademarks 12
	7.8 Operating Characteristics	13.2 Electrostatic Discharge Caution 12
	7.9 Typical Characteristics	13.3 Glossary
8	Parameter Measurement Information 8	14 Mechanical, Packaging, and Orderable Information

5 Revision History

Changes	from	Revision	Κ	(November	2013) to	Revision	L
Onangoo			••	(11010111001	-0.0	,		-

Page

- Added Applications, Device Information table, ESD Ratings table, Typical Characteristics, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.

Changes from Revision J (January 2007) to Revision K


Page

Deleted Ordering Information table.
 Updated operating temperature range
 Added ESD warning

Submit Documentation Feedback



6 Pin Configuration and Functions



See mechanical drawings for dimensions.

YZP PACKAGE (BOTTOM VIEW) GND 04 50 2A 2Y 03 60 1Y 1A 02 70 20E 10E 01 80 V_{CC}

See mechanical drawings for dimensions.

Pin Functions

	PIN	TYPE	DESCRIPTION
NO.	NAME	IIFE	DESCRIPTION
1	OE1	I	OE1 Enable/Input
2	1A	I	1A Input
3	2Y	0	2Y Output
4	GND	_	Ground Pin
5	2A	I	2A Input
6	1Y	0	1Y Output
7	20E	I	20E Enable/Input
8	V _{CC}	_	Power Pin



7 Specifications

7.1 Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

				MIN	MAX	UNIT
V_{CC}	Supply voltage range			-0.5	6.5	V
VI	Input voltage range (2)			-0.5	6.5	V
Vo	Voltage range applied to any output in the high-imp	edance or power-off state (2)		-0.5	6.5	٧
Vo	Voltage range applied to any output in the high or lo	e range applied to any output in the high or low state (2)(3)				V
I _{IK}	Input clamp current	V _I < 0			-50	mA
I _{OK}	Output clamp current	V _O < 0			-50	mA
Io	Continuous output current				±50	mA
	Continuous current through V _{CC} or GND	continuous current through V _{CC} or GND				mA
T _{stg}	Storage temperature range			-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

	PARAMETER	DEFINITION	VALUE	UNIT
V _(ESD)	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	2000	\/
	discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

Submit Documentation Feedback

⁽²⁾ The input negative-voltage and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

⁽³⁾ The value of V_{CC} is provided in the *Recommended Operating Conditions* table.



7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT			
.,	Complexion	Operating	1.65	5.5	V			
V_{CC}	Supply voltage	Data retention only	1.5		V			
		V _{CC} = 1.65 V to 1.95 V	0.65 × V _{CC}					
V	High level input veltage	V_{CC} = 2.3 V to 2.7 V	1.7		V			
V_{IH}	High-level input voltage	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	2		V			
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	$0.7 \times V_{CC}$					
		V _{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$				
.,	Law lavel in a trade as	V _{CC} = 2.3 V to 2.7 V		0.7	V			
V_{IL}	Low-level input voltage	V _{CC} = 3 V to 3.6 V		0.8				
		V _{CC} = 4.5 V to 5.5 V		0.3 × V _{CC}				
VI	Input voltage		0	5.5	V			
V	Output valtage	High or low state	0	V_{CC}	V			
Vo	Output voltage	3-state	0	5.5	V			
		V _{CC} = 1.65 V		-4				
		$V_{CC} = 2.3 \text{ V}$		-8				
I_{OH}	High-level output current	V _{CC} = 3 V		-16	mA			
		V _{CC} = 3 V		-24				
		V _{CC} = 4.5 V		-32				
		V _{CC} = 1.65 V		4				
		V _{CC} = 2.3 V		8				
I_{OL}	Low-level output current	V _{CC} = 3 V		16	mA			
		V _{CC} = 3 V	24					
		V _{CC} = 4.5 V						
		$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}, 2.5 \text{ V} \pm 0.2 \text{ V}$						
Δt/Δν	Input transition rise or fall rate	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		10	ns/V			
		$V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$		5				
T _A	Operating free-air temperature		-40	125	°C			

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

7.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	DCT (8 PINS)	DCU (8 PINS)	YZP (8 PINS)	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	220	227	102	°C/W

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEGT COMPLTIONS	.,	T _A	= 25°C		-40°C to 8	5°C	-40°C to 12	25°C		
PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP ⁽¹⁾ M	IAX	MIN	MAX	MIN	MAX	UNIT	
	I _{OH} = -100 μA	1.65 V to 5.5 V	V _{CC} - 0.1			V _{CC} - 0.1		V _{CC} - 0.1			
	I _{OH} = -4 mA	1.65 V	1.2			1.2		1.2			
V _{OH}	I _{OH} = -8 mA	2.3 V	1.9			1.9		1.9		V	
	$I_{OH} = -16 \text{ mA}$	3 V	2.4			2.4		2.4			
	I _{OH} = -24 mA	3 V	2.3			2.3		2.3			
	I _{OH} = -32 mA	4.5 V	3.8			3.8		3.8			
	I _{OL} = 100 μA	1.65 V to 5.5 V			0.1		0.1		0.1		
	I _{OL} = 4 mA	1.65 V		0	.45		0.45		0.45		
V _{OL}	I _{OL} = 8 mA	2.3 V			0.3		0.3		0.3	V	
	I _{OL} = 16 mA	2.1/			0.4		0.4		0.4	-	
	I _{OL} = 24 mA	3 V		0).55		0.55		0.55		
	I _{OL} = 32 mA	4.5 V		0.55			0.75	0.75			
I _I A or OE inputs	V _I = 5.5 V or GND	0 to 5.5 V			±5		±5		±5	μA	
I _{off}	V _I or V _O = 5.5 V	0		=	±10		±10		±10	μΑ	
I _{OZ}	V _O = 0 to 5.5 V	3.6 V			10		10		10	μΑ	
I _{CC}	V _I = 5.5 V or GND I _O = 0	1.65 V to 5.5 V			10		10		10	μΑ	
ΔI _{CC}	One input at V _{CC} – 0.6 V, Other inputs at V _{CC} or GND	3 V to 5.5 V			500		500		500	μA	
Data inputs	$V_1 = V_{CC}$ or GND	3.3 V		3.5						pF	
Control inputs	AI = ACC OI GIAD	3.3 V		4						рг	
Co	V _O = V _{CC} or GND	3.3 V		6.5						pF	

⁽¹⁾ All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

7.6 Switching Characteristics, -40°C to 85°C

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

			–40°C to 85°C								
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 1.8 V ± 0.15 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 5 V ± 0.5 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	A	Υ	3.5	9.8	1.7	4.9	1.4	4	1	3.2	ns
t _{en}	OE	Y	3.5	10	1.7	5	1.5	4.1	1	3.1	ns
t _{dis}	OE	Υ	1.7	12.6	1	5.7	1	4.4	1	3.3	ns

7.7 Switching Characteristics, -40°C to 125°C

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

	1 5	<u> </u>				, ,					
				−40°C to 125°C							
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 1.8 V ± 0.15 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 5 V ± 0.5 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	Α	Υ	3.5	10.8	1.7	5.9	1.4	5	1	3.7	ns
t _{en}	OE	Y	3.5	11	1.7	6	1.5	5.1	1	3.6	ns
t _{dis}	OE	Υ	1.7	13.6	1	6.7	1	5.4	1	3.8	ns





7.8 Operating Characteristics

 $T_A = 25^{\circ}$

PARAMETER			TEST CONDITIONS	V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	V _{CC} = 3.3 V TYP	V _{CC} = 5 V TYP	UNIT	
Power dissipation	Outputs enabled	f = 10 MHz	19	19	20	22	pF		
C_{pd}	capacitance	Outputs disabled	1 = 10 10172	2	2	2	3	рг	

7.9 Typical Characteristics






Submit Documentation Feedback



8 Parameter Measurement Information



TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	V _{LOAD}
t _{PHZ} /t _{PZH}	GND

.,	INI	PUTS		V		-	.,
V _{cc}	V,	t,/t,	V _M	V _{LOAD}	C _∟	R _⊾	V _A
1.8 V ± 0.15 V	V _{cc}	≤2 ns	V _{cc} /2	2 × V _{cc}	30 pF	1 k Ω	0.15 V
$2.5~V~\pm~0.2~V$	V _{cc}	≤2 ns	V _{cc} /2	2 × V _{cc}	30 pF	500 Ω	0.15 V
$3.3 \text{ V} \pm 0.3 \text{ V}$	3 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
5 V ± 0.5 V	V _{cc}	≤2.5 ns	V _{cc} /2	2 × V _{cc}	50 pF	500 Ω	0.3 V



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_{\circ} = 50 Ω .
- D. The outputs are measured one at a time, with one transition per measurement.
- E. $t_{\mbox{\tiny PLZ}}$ and $t_{\mbox{\tiny PHZ}}$ are the same as $t_{\mbox{\tiny dis}}.$
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms

Submit Documentation Feedback

Copyright © 1999–2014, Texas Instruments Incorporated



9 Detailed Description


9.1 Overview

The SN74LVC2G126 device contains a dual buffer gate with output enable control and performs the Boolean function Y = A.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

To ensure the high-impedance state during power up or power down, OE should be tied to V_{CC} through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

9.2 Functional Block Diagram



9.3 Feature Description

- 1.65 V to 5.5 V operating voltage range
- · Allows down voltage translation
 - 5 V to 3.3V
 - 5 V or 3.3 V to 1.8V
- Inputs accept voltages to 5.5 V
 - 5-V tolerance on input pin
- I_{off} feature
 - Allows voltage on the inputs and outputs when V_{CC} is 0 V
 - Able to prevent leakage when V_{CC} is 0 V

9.4 Device Functional Modes

Table 1. Function Table

INPU	JTS	OUTPUT
OE	Α	Y
Н	Н	Н
Н	L	L
L	Х	Z



10 Application and Implementation

10.1 Application Information

The SN74LVC2G126 device is a high-drive CMOS device that can be used as an output enabled buffer with a high output drive, such as an LED application. It can produce 24 mA of drive current at 3.3 V, making it ideal for driving multiple outputs and good for high speed applications up to 100 MHz. The inputs are 5.5-V tolerant allowing it to translate down to $V_{\rm CC}$.

10.2 Typical Application




Figure 4. Application Schematic

10.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. Outputs can be combined to produce higher drive but the high drive will also create faster edges into light loads so routing and load conditions should be considered to prevent ringing.

10.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions:
 - For rise time and fall time specifications, see $\Delta t/\Delta V$ in the *Recommended Operating Conditions* table.
 - For specified high and low levels, see V_{IH} and V_{IL} in the *Recommended Operating Conditions* table.

Product Folder Links: SN74LVC2G126


- Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V_{CC} .
- 2. Recommend Output Conditions:
 - Load currents should not exceed 50 mA per output and 100 mA total for the part.

Submit Documentation Feedback



Typical Application (continued)

10.2.3 Application Curves



11 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the *Recommended Operating Conditions* table.

Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1 μ F capacitor is recommended. If there are multiple V_{CC} terminals then 0.01 μ F or 0.022 μ F capacitors are recommended for each power terminal. It is ok to parallel multiple bypass capacitors to reject different frequencies of noise. Multiple bypass capacitors may be paralleled to reject different frequencies of noise. The bypass capacitor should be installed as close to the power terminal as possible for the best results.

12 Layout

12.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Figure 6 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} , whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the outputs section of the part when asserted. This will not disable the input section of the I/Os so they also cannot float when disabled.

12.2 Layout Example




Figure 6. Layout Diagram

Copyright © 1999–2014, Texas Instruments Incorporated

Product Folder Links: SN74LVC2G126



13 Device and Documentation Support

13.1 Trademarks

All trademarks are the property of their respective owners.

13.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser based versions of this data sheet, refer to the left hand navigation.





17-Aug-2015

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
74LVC2G126DCTRG4	ACTIVE	SM8	DCT	8	3000	Green (RoHS & no Sb/Br)	(6) CU NIPDAU	(3) Level-1-260C-UNLIM	-40 to 125	(4/5) C26 Z	Samples
74LVC2G126DCUTE4	ACTIVE	VSSOP	DCU	8		TBD	Call TI	Call TI	-40 to 125		Samples
74LVC2G126DCUTG4	ACTIVE	VSSOP	DCU	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C26R	Samples
SN74LVC2G126DCTR	ACTIVE	SM8	DCT	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C26 Z	Samples
SN74LVC2G126DCUR	ACTIVE	VSSOP	DCU	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	-40 to 125	(C26Q ~ C26R)	Samples
SN74LVC2G126DCUT	ACTIVE	VSSOP	DCU	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	-40 to 125	(C26Q ~ C26R)	Samples
SN74LVC2G126YZPR	ACTIVE	DSBGA	YZP	8	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	(CN7 ~ CNN)	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



PACKAGE OPTION ADDENDUM

17-Aug-2015

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LVC2G126:

Enhanced Product: SN74LVC2G126-EP

NOTE: Qualified Version Definitions:

• Enhanced Product - Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 1-Feb-2016

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
74LVC2G126DCUTG4	VSSOP	DCU	8	250	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
SN74LVC2G126DCTR	SM8	DCT	8	3000	180.0	13.0	3.35	4.5	1.55	4.0	12.0	Q3
SN74LVC2G126DCUR	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
SN74LVC2G126DCUR	VSSOP	DCU	8	3000	178.0	9.5	2.25	3.35	1.05	4.0	8.0	Q3
SN74LVC2G126DCUT	VSSOP	DCU	8	250	178.0	9.5	2.25	3.35	1.05	4.0	8.0	Q3
SN74LVC2G126YZPR	DSBGA	YZP	8	3000	178.0	9.2	1.02	2.02	0.63	4.0	8.0	Q1

www.ti.com 1-Feb-2016



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
74LVC2G126DCUTG4	VSSOP	DCU	8	250	202.0	201.0	28.0
SN74LVC2G126DCTR	SM8	DCT	8	3000	182.0	182.0	20.0
SN74LVC2G126DCUR	VSSOP	DCU	8	3000	202.0	201.0	28.0
SN74LVC2G126DCUR	VSSOP	DCU	8	3000	202.0	201.0	28.0
SN74LVC2G126DCUT	VSSOP	DCU	8	250	202.0	201.0	28.0
SN74LVC2G126YZPR	DSBGA	YZP	8	3000	220.0	220.0	35.0

DCT (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion
- D. Falls within JEDEC MO-187 variation DA.

DCT (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DCU (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)



NOTES:

- : A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - D. Falls within JEDEC MO-187 variation CA.



DCU (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE (DIE DOWN)




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



YZP (R-XBGA-N8)

DIE-SIZE BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity