
# Microprocessors and Microcontrollers

CSE 315 Md. Iftekharul Islam Sakib

# INTERRUPT

#### Interrupts vs. Polling

```
Polling
while (1) {
   get_device_status;
   if (service_required) {
       service_routine;
   }
   normal_execution;
}
```





## Interrupts vs. Polling

- Using polling
  - the CPU must continually check the device's status.
- Using interrupt
  - A device will send an interrupt signal when needed.
  - In response, the CPU will perform an interrupt service routine, and then resume its normal execution.



## Interrupts vs. Polling

- Efficiency
- Monitoring several devices
- Priority



#### Interrupt execution sequence

A device issues an interrupt

CPU finishes the current instruction

CPU acknowledges the interrupt

CPU saves its states and PC onto stack

CPU loads the address of ISR onto PC

CPU executes the ISR

CPU retrieves its states and PC from stack

Normal execution resumes



#### ATmega16 interrupt subsystem

- The ATmega16 has total 21 interrupts
- We focus on 16 of them
  - 3 external interrupts
  - 0 8 timer interrupts
  - 3 serial port interrupts
  - 1 ADC interrupt
  - 1 SPI interrupt



#### ATmega16 interrupt subsystem

The ATmega16 has total 21 interrupts

- There are 5 others
  - 1 reset interrupt
  - 1 analogue comparator interrupt
  - 1 TWI interrupt
  - 2 memory interrupts



Vector No.	Program Address	Interrupt vector name	Description		
1	\$000	RESET_vect	Reset		
2	\$002	INT0_vect	External Interrupt Request 0		
3	\$004	INT1_vect	External Interrupt Request 1		
4	\$006	TIMER2_COMP_vect	Timer/Counter2 Compare Match		
5	\$008	TIMER2_OVF_vect	Timer/Counter2 Overflow		
6	\$00A	TIMER1_CAPT_vect	Timer/Counter1 Capture Event		
7	\$00C	TIMER1_COMPA_vect	Timer/Counter1 Compare Match A		
8	\$00E	TIMER1_COMPB_vect	Timer/Counter1 Compare Match B		
9	\$010	TIMER1_OVF_vect	Timer/Counter1 Overflow		
10	\$012	TIMER0_OVF_vect	Timer/Counter0 Overflow		
11	\$014	SPI_STC_vect	Serial Transfer Complete		
12	\$016	USART_RXC_vect	USART, Rx Complete		
13	\$018	USART_UDRE_vect	USART Data Register Empty		
14	\$01A	USART_TXC_vect	USART, Tx Complete		
15	\$01C	ADC_vect	ADC Conversion Complete		
16	\$01E	EE_RDY_vect	EEPROM Ready		
17	\$020	ANA_COMP_vect Analog Comparator			
18	\$022	TWI_vect 2-wire Serial Interface			
19	\$024	INT2_vect External Interrupt Request 2			
20	\$026	TIMER0_COMP_vect Timer/Counter0 Compare Match			
21	\$028	SPM_RDY_vect Store Program Memory Ready			

Vector No.	Program Address	m Address Interrupt vector name Descript				
1	\$000	RESET_vect	Reset			
2	\$002	INT0_vect	External Interrupt Request 0			
3	\$004	INT1_vect	External Interrupt Request 1			
4	\$006	TIMER2 COMP vect	Timer/Counter2 Compare Match			
5	\$008	\/	tor No			
6	A002	•An interrupt with a lower 'Vector No'				
7	\$00C					
8	\$00E					
9	\$010					
10	\$012	will have a higher priority.				
11	\$014					
12	\$016	<ul> <li>INTO has a higher priority then INT1</li> </ul>				
13	\$018	. ,				
14	\$01A	and INT2				
15	\$01C					
16	\$01E					
17	\$020					
18	\$022	TWI_vect	2-wire Serial Interface			
19	\$024	INT2_vect	External Interrupt Request 2			
20	\$026	TIMER0_COMP_vect	Timer/Counter0 Compare Match			

SPM\_RDY\_vect

21

\$028

Store Program Memory Ready

Interrupt vector name

RESET\_vect

INTO vect

INT1 vect

TIME COMP vect

TIMER2 OVF vect

TIMER1 CAPT vect

Vector No.	Program Address
1	\$000
2	\$002
3	\$004
4	\$006
5	\$008
6	\$00A
7	\$00C
8	\$00E
9	\$010
10	\$012
11	\$014
12	\$016
13	\$018
14	\$01A
15	\$01C
16	\$01E
17	\$020
18	\$022
19	\$024
20	\$026
21	\$028

#### **Program Address.**

Reset

Description

External Interrupt Request 0

External Interrupt Request 1

Timer/Counter2 Overflow

Timer/Counter2 Compare Match

ner/Counter1 Capture Event

- •The fixed memory location for a given interrupt handler.
  - E.g., in response to interrupt INTO,
     CPU runs instruction at \$002.
    - Usually the instruction is
       JMP address (address of ISR)

Vector No.	Program Address	Interrupt vector name	Description		
1	\$000	RESET_vect	Reset		
2	\$002	INT0_vect	External Interrupt Request 0		
3	\$004	INT1_vect	External Interrupt Request 1		
4	\$006	TIMER2_COMP_vect	Timer/Counter2 Compare Match		
5	\$008	TIMER2_OVF_vect	Timer/Counter2 Overflow		
6	\$00A	TIMER1_CAPT_vect	Time		
7	\$00C	TIMER1_COMPA_vect	Time		
8	\$00E	TIMER1_COMPB_vect	Time		
9	\$010	TIMER1_OVF_vect	Vector name		
10	\$012	TIMER0_OVF_vect	Time		
11	\$014	SPI_STC_vect	to be used		
12	\$016	USART_RXC_vect	usal to be used		
13	\$018	USART_UDRE_vect	USAI		
14	\$01A	USART_TXC_vect	usal with ISR		
15	\$01C	ADC_vect	ADC		
16	\$01E	EE_RDY_vect	EEPF		
17	\$020	ANA_COMP_vect	Analog comparator		
18	\$022	TWI_vect	2-wire Serial Interface		
19	\$024	INT2_vect	External Interrupt Request 2		
20	\$026	TIMER0_COMP_vect	Timer/Counter0 Compare Match		
21	\$028	SPM_RDY_vect	Store Program Memory Ready		

Vector No.	Program Address	Interrupt vector	name	Description		
1	\$000	RESET_vect		Reset		
2	\$002	INT0_vect		External Interrupt Request 0		
3	\$004	INT1_vect		External Interrupt Request 1		
4	\$006	TIMER2_COMP_vect		Timer/Counter2 Compare Match		
5	\$008	TIMER2_OVF_vect		Timer/Counter2 Overflow		
6	\$00A	TIMER1_CAPT_vect		Timer/Counter1 Capture Event		
7	\$00C	\$00C TIMER1_COMPA_vect		Timer/Counter1 Compare Match A		
8	\$00E	TIMER1_COMPB_vect		Timer/Counter1 Compare Match B		
9	\$010	TIMER1_OVF_vect		Timer/Counter1 Overflow		
10	\$012	TIMER0_OVF_vect		Timer/Counter0 Overflow		
11	\$014	SPI_STC_vect		Serial Transfer Complete		
12				USART, Rx Complete		
13				USART Data Register Empty		
14	Description			USART, Tx Complete		
15				ADC Conversion Complete		
16				EEPROM Ready		
17		.6		Analog Comparator		
18				2-wire Serial Interface		
19				External Interrupt Request 2		
20				Timer/Counter0 Compare Match		
21	\$028	SPM_RDY_vect		Store Program Memory Ready		

#### Steps to program an interrupt in C

- 1. Include header file <avr\interrupt.h>.
- 2. Use C macro ISR() to declare the interrupt handler and update IVT.
- 3. Configure details about the interrupt by setting relevant registers.
- 4. Enable the specific interrupt.
- 5. Enable the interrupt subsystem globally using sei().



#### **ISR**

Basic Construct

```
ISR(interrupt vector name)
{
//to do logic
}
```



#### **ISR**


To handle external interrupt 1

```
ISR(INT1_vect)
{
    //to do logic
}
```



#### **External Interrupts**

- Three external interrupts
  - -INT0
  - -INT 1
  - -INT2



PDIP

#### **External Interrupts**

- Key steps in using external interrupts.
  - Specifying what types of event will trigger the interrupt (Step 3)
  - Enabling the interrupt (Step 4)





# Specifying Events that Trigger Interrupt (Step 3)

- 2 registers
  - MCU Control Register (For INTO and INT 1)
  - MCU Control and Status Register (For INT2)





# Specifying Events that Trigger Interrupt (Step 3)





# Specifying Events that Trigger Interrupt (Step 3)





To specify that INT1 is triggered on any change in pin D.3

$$MCUCR = (1 << ISC10);$$

## Enabling the interrupt (Step 4)

- GICR (General Interrupt Control Register)
   register is used to enable external interrupts
- To enable Interrupt 1

$$-GICR = (1 << INT1);$$

INT1 is defined in io.h

	INT1	INT0	INT2	-	-	-	IVSEL	IVSEL
Read/Write	R/W	R/W	R/W	R	R	R	R/W	R/W
Initial value	0	0	0	0	0	0	0	0



# TOGGLE THE CONTENT OF PORT B, WHENEVER A CERTAIN SENSOR CONNECTED TO YOUR SYSTEM GOES TO LOW STATE

#### C Code

```
#include <avr/io.h>
#include <avr/interrupt.h> //STEP1
ISR(INT1 vect)//STEP2
  PORTB = \sim PORTB;
int main(void)
  DDRB = 0xFF;
   PORTB = 0b01010101;
  GICR = (1 << INT1); // STEP3
  MCUCR = MCUCR & 0b11110011;//STEP4
   sei();//STEP5
    while(1);
```



## Disabling global interrupt

- You typically turn off interrupts when you are doing a task that should not be interrupted.
- One example is reading/writing 16-bit values like TCNT1. (Details will be discussed when we study Timer)
- The *cli()* macro is used to disable all interrupts by clearing the global interrupt mask.



#### **Nested Interrupts**

- The global interrupt is disabled by hardware when an interrupt has occurred
  - so by default nested interrupt is disabled in ATmega32
- Global interrupt is set again by the RETI instruction to enable subsequent interrupts.
   This is done automatically by the compiler.
- However to enable nested interrupts it can be enabled manually with the sei() in the ISR.



#### ISR Usage

- understand how often the interrupt occurs
- understand how much time it takes to service each interrupt
- make sure there is enough time to service all interrupts and to still get work done in the main loop
- Keep ISRs Short and Simple. (short = short time, not short code length)
  - Do only what has to be done. Long ISRs may preclude others from being run



#### Use of volatile

- As ISRs are not called from main or any other function, it can not take argument or return any values
- We have to use global variables
- We must use volatile to declare such variables
  - why ??



#### Use of volatile

- Compilers can optimize away some variables
- It does so when it sees that the variable cannot be changed within the scope of the code it is looking at
- variables changed by the ISR are outside the scope of main()
  - thus, they get optimized away



#### Use of volatile

```
volatile uint8_t tick; //keep tick out of regs!
ISR(TIMER1_OVF_vect){
tick++; //increment my tick count
}
main()
    while(tick == 0x00)
    {
        bla, bla, bla...
}
```

Without volatile volatile modifier, -02 optimization removes tick because nothing in while loop can ever change tick

#### Resource

- ATMega Datasheet
- http://web.engr.oregonstate.edu/~traylor/ec
   e473/lectures/interrupts.pdf
- http://www.avrfreaks.net/forum/nestedinterrupts-2

