Automatic verification of low-level code: C, assembly and binary



Jury

Antoine Miné	Sorbonne Université	Reviewer
Valérie Viet Triem Tong	CentralSupelec	Reviewer
Roland Groz	Grenoble INP	Examiner
Julia Lawall	INRIA Centre de Paris	Examiner
Marie-Laure Potet	Grenoble INP	Director
Richard Bonichon	Nomadic Labs	Supervisor
Sébastien Bardin	CEA, List	Supervisor





Today's challenge: mixed C & inline assembly code


```
1563
         # ifdef __PIC__
1565
         STRING INLINE size t
1566
         __strcspn_g (const char *_s, const char *_reject)
1567
1568
          register unsigned long int __d0, __d1, __d2;
1569
          register const char *__res;
1570
          __asm__ __volatile__
1571
            ("pushl
                         %%ebx\n\t"
1572
                         %4.%%edi\n\t"
             "movl
1573
             "cld\n\t"
1574
             "repne; scasb\n\t"
1575
             "not1
                         %%ecx\n\t"
1576
             "leal
                       -1(%%ecx),%%ebx\n"
1577
             "1:\n\t"
1578
             "lodsb\n\t"
1579
             "testb
                          %%al,%%al\n\t"
1580
             "je
                     2f\n\t."
1581
             "movl
                       %4,%%edi\n\t"
1582
             "movl
                         %%ebx,%%ecx\n\t"
1583
             "repne: scasb\n\t"
1584
             "ine
                         1b\n"
1585
             "2:\n\t"
1586
             "popl
                         %%ebx"
1587
             : "=S" (_res), "=&a" (_d0), "=&c" (_d1), "=&D" (_d2)
1588
             : "r" (__reject), "0" (__s), "1" (0), "2" (0xffffffff)
1589
             : "memory", "cc");
1590
          return ( res - 1) - s:
1591
1618
         # endif
```

```
1563
        # ifdef __PIC__
                                                                          C source
1565
        STRING INLINE size t
1566
        __strcspn_g (const char *__s, const char *__reject)
1567
1568
          register unsigned long int __d0, __d1, __d2;
                                                                 Compile
1569
          register const char *__res;
          asm volatile
1571
            ("pushl
                        %%ebx\n\t"
1572
                        %4.%%edi\n\t"
             "movl
                                                                    Assembly code
1573
            "cld\n\t"
1574
            "repne; scasb\n\t"
1575
             "not1
                        %%ecx\n\t"
1576
             "leal
                       -1(%%ecx),%%ebx\n"
1577
             "1:\n\t"
                                                               Assemble
1578
             "lodsb\n\t"
1579
             "testb
                         %%al,%%al\n\t"
1580
             "je
                      2f\n\t."
1581
                      %4.%%edi\n\t"
                                                                    Relocatable file
             "movl
1582
             "movl
                       %%ebx,%%ecx\n\t"
1583
             "repne: scasb\n\t"
1584
             "ine
                       1b\n"
1585
             "2:\n\t"
                                                                       Link
1586
             "popl
                        %%ebx"
1587
            : "=S" (_res), "=&a" (_d0), "=&c" (_d1), "=&D" (_d2)
1588
             : "r" (__reject), "0" (__s), "1" (0), "2" (0xffffffff)
1589
             : "memory", "cc");
                                                                        Executable
1590
          return ( res - 1) - s:
1591
1618
        # endif
```

```
1563
        # ifdef __PIC__
                                                                       C source
1565
        STRING INLINE size t
1566
        __strcspn_g (const char *__s, const char *__reject)
1567
1568
         register unsigned long int __d0, __d1, __d2;
                                                               Compile
1569
         register const char *__res;
         asm volatile
1571
           ("pushl
                        %%ebx\n\t"
1572
            "movl
                       %4.%%edi\n\t"
                                                                  Assembly code Assembly code
1573
            "cld\n\t"
1574
            "repne; scasb\n\t"
1575
            "not1
                       %%ecx\n\t"
1576
            "leal
                      -1(%%ecx),%%ebx\n"
                                                                                          Calling
1577
            "1:\n\t"
                                                             Assemble
1578
            "lodsb\n\t"
                                                                                    CONVENTION
1579
            "testh
                        %%al,%%al\n\t"
1580
            "je
                     2f\n\t."
1581
                     %4.%%edi\n\t"
                                                                  Relocatable file
            "movl
1582
            "movl
                      %%ebx.%%ecx\n\t"
1583
            "repne: scasb\n\t"
1584
            "ine
                       1b\n"
1585
            "2:\n\t"
                                                                     Link
1586
            "popl
                       %%ebx"
1587
            : "=S" (_res), "=&a" (_d0), "=&c" (_d1), "=&D" (_d2)
1588
            : "r" (__reject), "0" (__s), "1" (0), "2" (0xffffffff)
1589
            : "memory", "cc");
                                                                     Executable
1590
         return ( res - 1) - s:
1591
1618
        # endif
```

```
1563
        # ifdef __PIC__
                                                                                         Inline assembly
                                                                      C source
1565
        STRING INLINE size t
1566
        __strcspn_g (const char *__s, const char *__reject)
1567
1568
         register unsigned long int __d0, __d1, __d2;
                                                              Compile
1569
                                                                                                       Insert
         register const char *__res;
         asm volatile
1571
           ("pushl
                       %%ebx\n\t"
1572
                       %4.%%edi\n\t"
            "movl
                                                                Assembly code Assembly code
1573
            "cld\n\t"
1574
            "repne; scasb\n\t"
1575
            "not1
                       %%ecx\n\t"
1576
            "leal
                      -1(%%ecx),%%ebx\n"
                                                                                         Calling
1577
                                                            Assemble
1578
            "lodsb\n\t"
                                                                                  CONVENTION
1579
            "testh
                        %%al,%%al\n\t"
1580
            "je
                     2f\n\t."
1581
                     %4.%%edi\n\t"
                                                                 Relocatable file
            "movl
1582
            "movl
                      %%ebx.%%ecx\n\t"
1583
            "repne: scasb\n\t"
1584
            "ine
                      1b\n"
1585
            "2:\n\t"
                                                                    Link
1586
            "popl
                       %%ebx"
1587
            : "=S" (_res), "=&a" (_d0), "=&c" (_d1), "=&D" (_d2)
1588
            : "r" (__reject), "0" (__s), "1" (0), "2" (0xffffffff)
1589
            : "memory", "cc");
                                                                    Executable
1590
         return ( res - 1) - s:
1591
1618
        # endif
```

Inline assembly is well spread



²

Software verification is **best-effort** only

But formal methods work pretty well in practice











With industrial success stories in regulated domains







Still, adapting formal methods to

common software is challenging

Inline assembly makes C analyzers ineffective



```
WARNING: function "main" has inline asm

ERROR: inline assembly is unsupported

NOTE: ignoring this error at this location
```

```
done: total instructions = 161
done: completed paths = 1
done: generated tests = 1
```



```
done for function main  = = = = VALUES COMPUTED = = = = = VALUES COMPUTED is [-5..5] expected Values at end of function main: <math display="block"> a \in \{0; 1; 2; 3; 4; 5\}   b \in [-5..10]   c \in [-10..0]   i \in [--1..0]   i \in [--1..0]   i \in [--1..0]   i \in [--1..0]
```

Incomplete

Imprecise

"GCC-style inline assembly is notoriously hard to write correctly"

Oliver Stannard.

ARM Senior Software Engineer on Ilvm threads, 2018

A few known inline assembly bugs

- strcspnglibc Mars 1998 .. January 1999
- compare_double_and_swap_doublelibatomic_ops February 2008 .. Mars 2012
- compare_double_and_swap_doublelibatomic_ops Mars 2012 .. September 2012
- bswaplibtomcrypt April 2005 .. November 2012

GNU-style interface is really error-prone

Goals & challenges

Interface compliance

must ensure that no bug lies in the interface

Enable formal verification

must allow to perform verification of mixed C & inline assembly code

Widely applicable

must be as much architecture, compiler and analysis agnostic













Prior work on inline assembly

	Manual	Goanna ¹	Vx86 ²	Inception ³	Goal
Interface compliance	\checkmark	\checkmark	N/A	×	✓
Enable formal verification	\checkmark	×	\checkmark	\checkmark	✓
Widely applicable	×	×	×	\checkmark	✓

 $^{^{1}}$ Fehnker et al. Some Assembly Required - Program Analysis of Embedded System Code

²Schulte et al. Vx86: x86 Assembler Simulated in C Powered by Automated Theorem Proving

³Corteggiani et al. Inception: System-Wide Security Testing of Real-World Embedded Systems Software

Contributions

A novel operational semantics for inline assembly

- an operational semantics between C & binary
- a method to automatically extract inline assembly semantics (TINA-core)

A method to check, patch and refine the interface

- comprehensive formalization of interface compliance (Framing conditions & Unicity condition)
- thorough experiments with RUSTINA over 2.6k⁺ real-world chunks (986 severe issues found, 803 patches, 7 package patch accepted)
- a study of current bad coding practices
 (6 recurrent patterns yield 90% of issues, including 5 fragile patterns)

[ICSE 2021]



A trustworthy, verification-oriented lifting method

- first verification friendly lifting
- tailored post-lifting validation pass

experiments with TINA over KLEE and Frama-C

[ASE 2019]

Outline

□ A novel formalization

☐ The interface compliance challenge

□ Verification-oriented lifting

Objective 1

Better understanding and novel formalization

```
AO INLINE int
AO compare double and swap double full(volatile AO double t *addr,
                                       AO t old val1. AO t old val2.
                                       AO t new val1, AO t new val2)
 char result;
  [...]
 __asm__ __volatile__("xchg %%ebx,%6;" /* swap GOT ptr and new_val1 */
                       "lock; cmpxchg8b %0; setz %1;"
                       "xchg %%ebx,%6;" /* restore ebx and edi */
                       : "=m"(*addr), "=a"(result)
                       : "m"(*addr), "d" (old_val2), "a" (old_val1),
                         "c" (new_val2), "D" (new_val1) : "memory");
  [...]
 return (int) result;
```

```
AO INLINE int
AO compare double and swap double full(volatile AO double t *addr,
                                       AO_t old_val1, AO_t old val2,
                                       AO t new val1, AO t new val2)
                                   Assembly template
 char result;
  [...]
 __asm__ __volatile__("xchg %%ebx,%6;" /* swap GOT ptr and new_val1 */
                       "lock; cmpxchg8b %0; setz %1;"
                       "xchg %%ebx,%6;" /* restore ebx and edi */
                       : "=m"(*addr), "=a"(result)
                       : "m"(*addr), "d" (old_val2), "a" (old_val1),
                         "c" (new_val2), "D" (new_val1) : "memory");
  [...]
 return (int) result;
```

```
AO INLINE int
AO compare double and swap double full(volatile AO double t *addr,
                                       AO t old val1. AO t old val2.
                                       AO t new val1, AO t new val2)
                                   Assembly template
 char result;
  [...]
 __asm__ __volatile__("xchg %%ebx %6;" /* swap GOT ptr and new_val1 */
                       "lock; cmpxchg8b %0 setz %1 "
                       "xchg %%ebx;%6;" /* restore ebx and edi */
                       : "=m"(*addr), "=a"(result)
                       : "m"(*addr), "d" (old val2), "a" (old val1),
                         "c" (new_val2), "D" (new_val1) : "memory");
  [...]
 return (int) result;
```

```
AO INLINE int
AO_compare_double_and_swap_double_full(volatile AO_double_t *addr,
                                       AO t old val1. AO t old val2.
                                       AO t new val1, AO t new val2)
                                    Assembly template
 char result;
  [...]
 __asm__ __volatile__("xchg %%ebx %6;" /* swap GOT ptr and new_val1 */
                       "lock; cmpxchg8b %0| setz %1|"
                       "xchg %%ebx 3%63" /* restore ebx and edi */
    Output list
                       "=m"(*addr), "=a"(result)
                       : "m"(*addr), "d" (old_val2), "a" (old_val1),
      Input list -
                         "c" (new_val2), "D" (new_val1) : ("memory");
  [...]
                                                        Clobber list
 return (int) result;
```

```
AO INLINE int
AO_compare_double_and_swap_double_full(volatile AO_double_t *addr,
                                       AO t old val1. AO t old val2.
                                       AO t new val1, AO t new val2)
                                   Assembly template
 char result;
  [...]
 __asm__ __volatile__("xchg %%ebx %6;" /* swap GOT ptr and new_val1 */
                       "lock; cmpxchg8b %0) setz %1)" %eax
                       "xchg %%ebx; %6; " /* restore ebx and edi */
    Output list
                       "=m"(*addr), ("=a"(result)
                       : "m"(*addr), "d") (old_val2), "a") (old_val1),
      Input list -
                        "c" (new_val2), "D" (new_val1) : ("memory");
  [...]
 return (int) result; %ecx
                                                        Clobber list
                                         %edi
                                    %edx
```

GNU documentation is informal & incomplete

- no standard, only based on GCC implementation
- non documented behaviors may change at any time
- Clang and icc follow "what they understood"

Goals & challenges

Give a formal definition of inline assembly

there is not even a complete documentation...

Extract suitable intermediate representation

enable automatized reasoning

Widely applicable

must be as much architecture agnostic



arm

Contributions

An operational semantics of inline assembly

- intermediate semantics between binary level semantics (BINSEC)
 and C ANSI memory model (CompCert)
- formally define GNU-syntax components (pattern, tokens, inputs, outputs, etc.)


TINA-core, a method to extract inline assembly IR

- a combination of existing (Frama-C, gas, BINSEC) components
- and novel ones (constraint solver, token identifier)


Thorough experiments of our prototype

- 2.6k⁺ of 3k real-world x86 assembly chunks (Debian)
- 392 of 394 real-world ARM assembly chunks (ALSA, ffmpeg, GMP)

Looking for the missing formalism



Our prototype TINA-core



Experimental evaluation of TINA-core

- ☐ How many chunks can TINA-core extract the semantics from?
- □ What are the characteristics of the supported chunks?
- ☐ Does TINA-core work on different architectures?

Widely Applicable : Debian $8.11 - \times 86-32bit$

	Total		ALSA		ffmpeg		GMP		libyuv	
All chunks	3107		25		103		237		4	
Supported chunks	2656	85%	25	100%	91	88%	237	100%	1	25%
Average (Max) size	3	(104)	69	(104)	12	(68)	1	(1)	40	(40)
System instructions	373	12%	0	0%	4	4%	0	0%	3	75%
Average (Max) size	4	(151)		-	10	(21)		_	6	(12)
Floating-point	40	1%	0	0%	5	5%	0	0%	0	0%
Average (Max) size	33	(506)		-	19	(38)		-		-

Widely Applicable : Key projects - ARMv7

	Total		ALSA	ffmpeg		GMP		libyuv	
All chunks	394		0	85		308		1	
Supported chunks	392	99%	-	83	98%	308	100%	1	100%
Average (Max) size	1	(27)	-	1	(15)	1	(1)	27	(27)
System instructions	2	1%	_	2	2%	_		_	
Average (Max) size	4	(-)	-	4	(6)	_		_	

Objective 1 – Conclusion

- ☑ Operational semantics enables formal reasoning
- ✓ Inline assembly semantics extraction is the keystone for wide applicability

(85% of x86 Debian chunks, works for ARM too)

It opens the door to advanced verification and transformation techniques

Objective 2

The interface compliance challenge

```
AO INLINE int
AO_compare_double_and_swap_double_full(volatile AO_double_t *addr,
                                       AO t old val1. AO t old val2.
                                       AO t new val1, AO t new val2)
                                    Assembly template
 char result;
  [...]
 __asm__ __volatile__("xchg %%ebx %6;" /* swap GOT ptr and new_val1 */
                       "lock; cmpxchg8b %0| setz %1|"
                       "xchg %%ebx 3%63" /* restore ebx and edi */
    Output list
                       "=m"(*addr), "=a"(result)
                       : "m"(*addr), "d" (old_val2), "a" (old_val1),
      Input list -
                         "c" (new_val2), "D" (new_val1) : ("memory");
  [...]
                                                        Clobber list
 return (int) result;
```

This code works fine prior to GCC 5.0, then suddenly crashes with a Segmentation fault

- compiler knowledge is limited to the interface
- register allocation and optimizations rely on it
- code-interface mismatches can lead to bugs

Goals & challenges

Define interface compliance

must be built on a currently missing proper formalization indeed there is not even a complete documentation...

Check, Patch & Refine

must be able to check whether an assembly chunk is compliant ideally, should suggest a patch for the non compliant ones

Widely applicable

must be as much compiler agnostic







Contributions (1/2)

A formalization of interface of compliance

- support GCC, Clang and mostly icc
- Framing condition & Unicity condition

A method to check, patch and refine the interface

- dataflow analysis + dedicated optimizations
- infer an over-approximation of the ideal interface

Contributions (2/2)

Thorough experiments of our prototype

- 2.6k⁺ real-world assembly chunks (Debian)
- **2183** issues, including **986** severe issues
- 2000 patches, including 803 severe fixes
- 7 packages have already accepted the fixes



https://github.com/binsec/icse2021-artifact992 DOI 10.5281/zenodo.460117

A study of current inline assembly bad coding practices

- 6 recurrent patterns yield **90%** of issues
- 5 patterns rely on **fragile** assumptions (80% of severe issues)

Interface compliance properties

Frame-write

Only clobber registers and output location are allowed to be modified by the assembly template

Frame-read

All read values must be initialized – only input dependent values are allowed in output productions, memory addressing and branching condition

Unicity

The instruction behavior must not depend on the compiler choices

Interface compliance properties

Frame-write.
$$\forall 1 \notin B^0 \cup S^C$$
; $S(1) = exec(S, C' < T >)(1)$

Only clobber registers and output location are allowed to be modified by the assembly template

Frame-read.
$$exec(S_1, C' < T>) \stackrel{\blacklozenge}{\cong}_{B^0,F}^T exec(S_2, C' < T>)$$

All read values must be initialized – only input dependent values are allowed in output productions, memory addressing and branching condition

Unicity.
$$exec(S_1, C^{\iota} < T_1 >) \stackrel{•}{\underset{B^0,F}{=}} T_1, T_2 exec(S_2, C^{\iota} < T_2 >)$$

The instruction behavior must not depend on the compiler choices (Unicity implies Frame-read)

Checking the compliance

Dedicated dataflow analysis


Frame-write. Collect all the left hand side expressions.

Frame-read. Liveness analysis – collect all the living dependencies of right hand side expression.

Unicity. Check that no living location (tokens or registers) may be impacted by the side effect of another location write.

with precision enhancers: expression propagation + bit level liveness

Our prototype RUSTINA




Experimental evaluation of RUSTINA

- ☐ How does RUSTINA perform at checking and patching?
- □ Why do so many issues not turn more often into bugs?
- □ What is the real impact of the reported issues?
- □ What is the impact of the design choices?

Checking and patching statistics

	Initial	Patched
	code	code
Found issues	2183	183
significant issues	986	183
frame-write	1718	0
	1197	0
— read-only input clobbered	17	0
🖸 – unbound register clobbered	436	0
Unbound memory access	68	0
frame-read	379	183
- non written write-only output	19	0
🛭 – unbound register read	183	183
Unbound memory access	177	0
unicity	86	0

Over 2656 chunks



Over 202 packages



Total time: 2min – Average time per chunk: 40ms

Common issues (90%) do not break very often Why is that?



What if we stress out the compilation process?

Common bad coding practices

6 recurrent patterns yield 90% of issues5 of them can lead to bugs

Pattern	Omitted clobber	Implicit protection	Robust?	# issues
P1 -	"cc"	compiler choice	☑	1197
P2 –	%ebx register	compiler choice	③ (GCC ≥ 5) + 渝	30
P3 -	%esp register	compiler choice	② (GCC ≥ 4.6) + ¾	5
P4 -	"memory"	function embedding	(inlining, cloning) + ★	285
P5 -	MMX register	ABI	(inlining, cloning)	363
P6 -	XMM register	compiler option	(cloning)	109
				792 80%

🗹 : does not break – 🕴 : has been broken – 🐧 : known bug

Real-life impact of RUSTINA

Submitted patches

- 114 faulty chunks in 8 packages (7 applied)
- 538 severe issues

ALSA
libtomcrypt
xfstt

haproxy

UDPCast

X264

libatomic_ops

Objective 2 – Conclusion

- ✓ Interface compliance definition (Framing condition & Unicity condition)
- ☑ Dedicated dataflow analysis to check, patch and refine
- **☑** Real impact on the Debian code base

Interface compliance is hard, it matters but it is no longer a problem thanks to RUSTINA

Objective 3

Verification-oriented lifting

Inline assembly makes C analyzers ineffective



```
WARNING: function "main" has inline asm

ERROR: inline assembly is unsupported

NOTE: ignoring this error at this location
```

```
done: total instructions = 161
done: completed paths = 1
done: generated tests = 1
```



Incomplete

Imprecise

Common workarounds

```
int mid pred (int a, int b, int c) {
 int i = b:
#ifndef DISABLE ASM
 __asm__
   ("cmp %2, %1 \n\t"
    "cmovg %1, %0 \n\t"
    "cmovg %2, %1 \n\t"
    "cmp %3, %1 \n\t"
    "cmovl %3, %1 \n\t"
    "cmp %1, %0 \n\t"
    "cmovg %1, %0 \n\t"
    : "+&r" (i), "+&r" (a)
    : "r" (b), "r" (c));
#else
 i = max(a, b):
 a = min(a, b):
 a = max(a, c);
 i = min(i, a):
#endif
 return i;
```

Manual handling

manpower intensive error prone

Dedicated analyzer

substantial engineering effort

Common workarounds

```
int mid pred (int a, int b, int c) {
 int i = b:
#ifndef DISABLE ASM
  asm
   ("cmp %2, %1 \n\t"
    "cmovg %1, %0 \n\t"
    "cmovg %2, %1 \n\t"
    "cmp %3, %1 \n\t"
    "cmovl %3, %1 \n\t"
    "cmp %1, %0 \n\t"
    "cmovg %1, %0 \n\t"
    : "+&r" (i), "+&r" (a)
    : "r" (b), "r" (c));
#else
 i = max(a, b):
 a = min(a, b):
 a = max(a, c);
 i = min(i, a);
#endif
 return i;
```

Manual handling


manpower intensive error prone

Dedicated analyzer

substantial engineering effort

Want to reuse existing analyses!

Our proposition



Goals & challenges

Verification friendly

decent enough analysis outputs for verification process

Trustable

usable in sound formal method context.

Widely applicable

must be generic and verification technique agnostic











Contributions

Dedicated high-level structure recovery mechanism

- identify 3 main threats to verifiability
- dedicated rexriting steps


Tailored validation pass

- preserve control flow graph isomorphism
- SMT based basic block equivalence checking

Thorough experiments of our prototype

- 100% validation of lifted chunks
- positive impact of TINA for 3 standard verification tools (KLEE, Frama-C EVA, Frama-C WP)

Our prototype TINA



Verification-oriented lifting

```
__asm__ (
    "cmp %0, %1 \n\t"
    "cmovg %1, %0 \n\t"
    /* [ ... ] */
    : "+&r" (i), "+&r" (a)
    : /* [ ... ] */
    : /* no clobbers */
);
```

```
__eax__ = (unsigned int)i;
ebx = (unsigned int)a:
__res32__ = __ebx__ - __eax__;
__zf__ = __res32__ == Ou;
sf = (int) res32 < 0:
__of__ = ((__ebx__ >> 31)
        != ( eax >> 31))
      & ((__ebx__ >> 31)
         != ( res32 >> 31)):
if (!__zf__ & __sf__ == __of__)
 goto 11;
else goto 12;
11: __tmp__ = __ebx__; goto 13;
12: __tmp__ = __eax__; goto 13;
13: __eax__ = __tmp__;
i = (int)__eax__;
```

Verification-oriented lifting

```
__asm__ (
    "cmp %0, %1 \n\t"
    "cmovg %1, %0 \n\t"
    /* [ . . . ] */
    : "+&\t" (i), "+&\t" (a)
    : /* [ . . . ] */
    : /* no clobbers */
);
```

```
T1. low-level data & computation
```

T2. low-level packing & representation

T3. unusual & unstructured control flow

```
__eax__ = (unsigned int)i;
ebx = (unsigned int)a:
__res32__ = __ebx__ - __eax__;
__zf__ = __res32__ == Ou;
sf = (int) res32 < 0:
__of__ = ((__ebx__ >> 31)
        != ( eax >> 31))
       & ((__ebx__ >> 31)
         != ( res32 >> 31)):
if (!__zf__ & __sf__ == __of__)
  goto 11;
else goto 12;
11: __tmp__ = __ebx__; goto 13;
12: __tmp__ = __eax__; goto 13;
13: __eax__ = __tmp__;
i = (int)__eax__;
```

Verification-oriented lifting

```
__asm__ (
    "cmp %0, %1 \n\t"
    "cmovg %1, %0 \n\t"
    /* [ . . ] */
    : "*&r" (i), "*&r" (a)
    : /* [ . . ] */
    : /* no clobbers */
);
```

```
T1. low-level data & computation
```

- T2. low-level packing & representation
- T3. unusual & unstructured control flow

```
int __tmp__;
if (a > i)
    __tmp__ = a;
else
    __tmp__ = i;
i = __tmp__;
```

- type consistency
- high-level predicate
- unpacking

- structuring
- expression propagation
- loop normalization

Lifting: running example

```
__asm__
(
    "cmp %0, %1 \n\t"
    "cmovg %1, %0 \n\t"
    /* [ ... ] */
    : "+&r" (i), "+&r" (a)
    : /* [ ... ] */
    : /* no clobbers */
);
```

- T1. low-level data & computation
- T2. low-level packing & representation
- T3. unusual & unstructured control flow

```
__eax__ = (unsigned int)i;
__ebx__ = (unsigned int)a;
__res32__ = __ebx__ - __eax__;
__zf__ = __res32__ == Ou;
sf = (int) res32 < 0:
_{\rm of}_{\rm of} = ((_{\rm ebx}_{\rm o} >> 31)
         != ( eax >> 31))
       & ((__ebx__ >> 31)
          != ( res32 >> 31)):
if (!__zf__ & __sf__ == __of__)
  goto 11;
else goto 12;
11: __tmp__ = __ebx__; goto 13;
12: __tmp__ = __eax__; goto 13;
13: __eax__ = __tmp__;
i = (int) eax :
```

Lifting: high-level predicate (Djoudi et al.)

```
__asm__
(
    "cmp %0, %1 \n\t"
    "cmovg %1, %0 \n\t"
    /* [ ... ] */
    : "+&r" (i), "+&r" (a)
    : /* [ ... ] */
    : /* no clobbers */
);
```

T1. low-level data & computation

- T2. low-level packing & representation
- T3. unusual & unstructured control flow

```
__eax__ = (unsigned int)i;
__ebx__ = (unsigned int)a;
__res32__ = __ebx__ - __eax__;
__zf__ = __res32__ == Ou;
sf = (int) res32 < 0:
_{-}of_{-} = ((_{-}ebx_{-} >> 31)
         != ( eax >> 31))
      & ((__ebx__ >> 31)
         != ( res32 >> 31)):
if (!_zf_ & _sf_ == _of_)
  goto 11;
else goto 12;
11: __tmp__ = __ebx__; goto 13;
12: __tmp__ = __eax__; goto 13;
13: __eax__ = __tmp__;
i = (int)__eax__;
```

Lifting: high-level predicate (Djoudi et al.)

```
__asm__
(
    "cmp %0, %1 \n\t"
    "cmovg %1, %0 \n\t"
    /* [ ... ] */
    : "+&r" (i), "+&r" (a)
    : /* [ ... ] */
    : /* no clobbers */
);
```

T1. low-level data & computation

- T2. low-level packing & representation
- T3. unusual & unstructured control flow

```
__eax__ = (unsigned int)i;
__ebx__ = (unsigned int)a;
__res32__ = __ebx__ - __eax__;
__zf__ = __res32__ == Ou;
sf = (int) res32 < 0:
_{-}of_{-} = ((_{-}ebx_{-} >> 31)
         != ( eax >> 31))
      & ((__ebx__ >> 31)
          != ( res32 >> 31)):
if ((int)__ebx__ > (int)__eax__)
  goto 11;
else goto 12;
11: __tmp__ = __ebx__; goto 13;
12: __tmp__ = __eax__; goto 13;
13: __eax__ = __tmp__;
i = (int)__eax__;
```

Lifting: slicing

```
-_asm__
(
    "cmp %0, %1 \n\t"
    "cmovg %1, %0 \n\t"
    /* [ ... ] */
    : "+&r" (i), "+&r" (a)
    : /* [ ... ] */
    : /* no clobbers */
);
```

- T1. low-level data & computation
- T2. low-level packing & representation
- T3. unusual & unstructured control flow

```
__eax__ = (unsigned int)i;
__ebx__ = (unsigned int)a;
__res32__ = __ebx__ - __eax__;
__zf__ - __res32__ -- 0u;
sf = (int) res32 < 0:
__of__ = ((__ebx__ >> 31)
          += ( eax \rightarrow\rightarrow 31))
       & ((__ebx__ >> 31)
          += (res32 \rightarrow 31):
if ((int)__ebx__ > (int)__eax__)
  goto 11;
else goto 12;
11: __tmp__ = __ebx__; goto 13;
12: __tmp__ = __eax__; goto 13;
13: __eax__ = __tmp__;
i = (int)__eax__;
```

Lifting: slicing

```
__asm__
(
    "cmp %0, %1 \n\t"
    "cmovg %1, %0 \n\t"
    /* [ ... ] */
    : "+&r" (i), "+&r" (a)
    : /* [ ... ] */
    : /* no clobbers */
);
```

```
if ((int)__ebx__ > (int)__eax__)
  goto 11;
else goto 12;
11: __tmp__ = __ebx__; goto 13;
12: __tmp__ = __eax__; goto 13;
13: __eax__ = __tmp__;
i = (int)__eax__;
```

__eax__ = (unsigned int)i;

__ebx__ = (unsigned int)a;

- T1. low-level data & computation
- T2. low-level packing & representation
- T3. unusual & unstructured control flow

Lifting: structuring

```
__asm__
(
    "cmp %0, %1 \n\t"
    "cmovg %1, %0 \n\t"
    /* [ ... ] */
    : "+&r" (i), "+&r" (a)
    : /* [ ... ] */
    : /* no clobbers */
);
```

```
__eax__ = (unsigned int)i;
__ebx__ = (unsigned int)a;
if ((int)__ebx__ > (int)__eax__)
    __tmp__ = __ebx__;
else
    __tmp__ = __eax__;
    _eax__ = __tmp__;
i = __eax__;
```

- T1. low-level data & computation
- T2. low-level packing & representation
- T3. unusual & unstructured control flow

Lifting: typing

```
__asm__
(
    "cmp %0, %1 \n\t"
    "cmovg %1, %0 \n\t"
    /* [ ... ] */
    : "+&r" (i), "+&r" (a)
    : /* [ ... ] */
    : /* no clobbers */
);
```

```
int __eax__ = i;
int __ebx__ = a;
int __tmp__;
if (__ebx__ > __eax__)
   __tmp__ = __ebx__;
else
   __tmp__ = __eax__;
   __eax__ = __tmp__;
i = __eax__;
```

- T1. low-level data & computation
- T2. low-level packing & representation
- T3. unusual & unstructured control flow

Lifting: expression propagation

```
__asm__
(
    "cmp %0, %1 \n\t"
    "cmovg %1, %0 \n\t"
    /* [ ... ] */
    : "+&r" (i), "+&r" (a)
    : /* [ ... ] */
    : /* no clobbers */
);
```

```
int __eax__ = i;
int __ebx__ = a;
int __tmp__;
if (__ebx__ a > __eax__)
   __tmp__ = __ebx__ a;
else
   __tmp__ = __eax__;
   __eax__ = __tmp__;
i = __eax__;
```

- T1. low-level data & computation
- T2. low-level packing & representation
- T3. unusual & unstructured control flow

Lifting: expression propagation

```
__asm__
(
    "cmp %0, %1 \n\t"
    "cmovg %1, %0 \n\t"
    /* [ ... ] */
    : "+&r" (i), "+&r" (a)
    : /* [ ... ] */
    : /* no clobbers */
);
```

```
int __eax__ = i;
int __ebx__ = a;
int __tmp__;
if (a > __eax__ i)
    __tmp__ = a;
else
    _tmp__ = __eax__ i;
    _eax__ = __tmp__;
i = __eax__ __tmp__;
```

- T1. low-level data & computation
- T2. low-level packing & representation
- T3. unusual & unstructured control flow

Lifting: expression propagation

```
__asm__
(
    "cmp %0, %1 \n\t"
    "cmovg %1, %0 \n\t"
    /* [ ... ] */
    : "+&r" (i), "+&r" (a)
    : /* [ ... ] */
    : /* no clobbers */
);
```

```
int __eax__ = i;
int __ebx__ = a;
int __tmp__;
if (a > i)
   __tmp__ = a;
else
   __tmp__ = i;
   __eax__ = __tmp__;
i = __tmp__;
```

- T1. low-level data & computation
- T2. low-level packing & representation
- T3. unusual & unstructured control flow

Validation trust & Trusted base



Experimental evaluation of TINA

- ☐ How many chunks can TINA lift to C?
- ☐ How many lifted chunks are automatically validated?
- ☐ How do off-the-shelf program analyzers behave on lifted code?
- □ What is the impact of each optimization?

Lifting & validation performance

	x86		ARM	
All chunks	3107		394	
Relevant Lifted Validated	2568 2568 2568	82% 100% 100%	391 391 391	99% 100% 100%
Translation time Validation time	155s 1372s		5s 48s	
Average time per chunk	600ms		135ms	

Verifiability of lifted code

	Analysis	KLEE symbolic execution	Frama-C EVA abstract interpretation	Frama-C WP deductive verification
	Criterion	Number of explored paths in 10m timeout	Number of functions without alarms	Number of fully discharged proofs
Lifting	None	1 336k	0 / 58	0 / 12
	Basic	1 459k	12 / 58	1 / 12
	TINA	6 402k	19 / 58	12 / 12

Objective 3 – Conclusion

- ☑ Verification-oriented lifting from inline assembly to C
- ▼ Tailored post-validation pass

 (100% success rate on benchmark)

TINA is a trustworthy, verification-oriented lifting technique enabling and enhancing existing verification tools

Conclusion

A novel operational semantics for inline assembly

- an operational semantics between C & binary
- a method to automatically extract inline assembly semantics (TINA-core)

A method to check, patch and refine the interface

- comprehensive formalization of interface compliance (Framing conditions & Unicity condition)
- thorough experiments with RUSTINA over 2.6k⁺ real-world chunks (986 severe issues found, 803 patches, 7 package patch accepted)
- a study of current bad coding practices
 (6 recurrent patterns yield 90% of issues, including 5 fragile patterns)

[ICSE 2021]



A trustworthy, verification-oriented lifting method

- first verification friendly lifting
- tailored post-lifting validation pass

experiments with TINA over KLEE and Frama-C

[ASE 2019]

Perspective and future work

Improve TINA

- add new architectures (x86-64bit and ARMv8 are coming)
- add support for floating-point and system instructions
- diversify the front- and back-end (Clang, Ilvm, etc.)

Toward certified decompilation

- · small assembly functions may be good target too
- enable software verification of project linking with third party pre-compiled library

Design new (and safer) inline assembly syntax

- languages still add inline assembly feature (e.g. Rust)
- · more meaningful and user-friendly syntax may improve reliability and efficiency

for your attention

Thank you

Conclusion

A novel operational semantics for inline assembly

- an operational semantics between C & binary
- a method to automatically extract inline assembly semantics (TINA-core)

A method to check, patch and refine the interface

- comprehensive formalization of interface compliance (Framing conditions & Unicity condition)
- thorough experiments with RUSTINA over 2.6k⁺ real-world chunks (986 severe issues found, 803 patches, 7 package patch accepted)
- a study of current bad coding practices
 (6 recurrent patterns yield 90% of issues, including 5 fragile patterns)

[ICSE 2021]



A trustworthy, verification-oriented lifting method

- first verification friendly lifting
- tailored post-lifting validation pass

experiments with TINA over KLEE and Frama-C

[ASE 2019]