
Verilog Description Language Tutorials

Digital Logic Design



Kyungpook National University Al-Embedded SoC Lab.

Daejin Park 2023-03-11



Verilog Description Language Tutorials

Testbench



Test Bench for Combination Logic



Test Bench for 4-to-1 MUX



Description Level

Verilog Success Story


- Verilog had been developed by Gateway Design Automation inc, 1984
- The success of Verilog is because of
 - Support of <u>Programming Language Interface (PLI)</u>
 - So users can expand a Verilog simulator for special objectives
 - Cooperation with major ASIC vendors like Motorola, National, UTMC, etc.
 - Hardware Implementation could have been developed by ASIC chip designers
 - Development of <u>logic synthesis</u> tools developed by Synopsis
 - So Verilog have had capabilities of logic simulation as well as logic synthesis to a hardware
- The Verilog book by Samir can provide a <u>easy jump start</u> to Verilog world




Level of Verilog Description Model





Simple Logic Design using Verilog (Gate-level)





Simple Logic Design using Verilog (RTL-level)





Brief Syntax of Verilog

Token











System Tasks



System Tasks



Compiler Directive



Test bench Concept



System Tasks for Simulation



Generating Stimulus - Clock



Q&A

Thank you for your attention



School of Electronics Engineering, KNU boltanut@knu.ac.kr

