

```
module Adder_4bit (input[3:0] a, input[3:0] b, output[3:0] c);
   assign c = a + b;
   endmodule
  module Subtractor_4bit (input[3:0] a, input[3:0] b, output[3:0] c);
   assign c = a - b;
   endmodule
  module Multiplier_4bit (input[3:0] a, input[3:0] b, output[3:0] c);
   assign c = a * b;
  module Complement_2bit (input[1:0] in, output[1:0] out);
   assign out = ~in;
   endmodule.
 module Mux4bit4to1 (input[3:0] n0, input[3:0] n1, input[3:0] n2, input[3:0] n3, input[1:0] selector, output reg[3:0] out);
    always @ (n0, n1, n2, n3, selector)
        0: out = n0;
        1: out = n0;
        1: out = n1;
        2: out = n2;
        3: out = n3;
    endcase
   endmodule
                                                                                                                                                                                                                                                                                                             ▼
components.v

module Sevensegmentdecoder (input[3:0] x, output reg[6:0] segments);
always @(x)
case (x)
case (x
      •
                                                                                                                                 components.v
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       alu.qsf
  18
19
20
21
22
23
24
25
                           endmodule
                           module Adder_4bit (input[3:0] a, input[3:0] b, output[3:0] c);
   assign c = a + b;
                             endmodule
 zsign
continuous module substantial substa
                        module Subtractor_4bit (input[3:0] a, input[3:0] b, output[3:0] c);
    assign c = a - b;
                        module Multiplier_4bit (input[3:0] a, input[3:0] b, output[3:0] c);
   assign c = a * b;
                           module Complement_2bit (input[1:0] in, output[1:0] out);
   assign out = ~in;
```