× Counter.v ■ | 😝 🗗 | 葦 雪 | 🖪 🗗 🕩 | 🕡 🖫 | 💋 | 267 📃 ⊟module Register32Bit (input clock,
input clear,
input[31:0] in,
output reg[31:0] out); 3 4 5 6 7 always @(posedge clear, negedge clock) 8 if (clear) begin 9 out = 0; 10 end else begin 11 12 13 out = in; 14 15 endmodule 16 17 ⊟module Mux32Bit2To1 (input[31:0] in0, 18 19 input[31:0] in1, 20 input s, 21 22 23 24 output reg[31:0] out); always @(in0, in1, s) case (s)
 0: out = in0; 25 26 27 1: out = in1; endcase 28 29 endmodule 30 31 ⊟module Adder32Bit (32 input[31:0] a, 33 input[31:0] b. 34 output[31:0] s); 35 36 assign s = a + b;37 38 endmodule ∃module Counter (input clock, input clear, input enable, input reset, output[31:0] out); wire mux_out1; wire mux_out2; wire register_out; wire adder_out; Adder32Bit adder(out, 1, adder_out); Mux32Bit2To1 mux1(out, adder_out, enable, mux_out1); Mux32Bit2To1 mux2(mux_out1, 0, reset, mux_out2); Register32Bit register(clock, clear, mux_out2, out);

endmodule