```
59012345667890123456777777788828888888991
    module registerfile (
   input clock,
   input clear,
   input[3:0] write_data,
   input[2:0] write_index,
             input write,
input[2:0] read_index,|
output[3:0] read_data);
            wire[7:0] d;
wire[3:0] q0;
wire[3:0] q1;
wire[3:0] q2;
wire[3:0] q3;
wire[3:0] q4;
wire[3:0] q6;
wire[3:0] q6;
wire[3:0] q7;
             decoder decoderl(write, write_index, dl);
register registerl(clock, clear, d[0], write_data, q0);
register register2(clock, clear, d[1], write_data, q1);
register register3(clock, clear, d[2], write_data, q2);
register register4(clock, clear, d[2], write_data, q3);
register register5(clock, clear, d[3], write_data, q3);
register register5(clock, clear, d[4], write_data, q4);
register register6(clock, clear, d[5], write_data, q5);
register register6(clock, clear, d[6], write_data, q6);
register register8(clock, clear, d[7], write_data, q7);
mux mux1(q0, q1, q2, q3, q4, q5, q6, q7, read_index, read_data);
      endmodule
                                                                                                               RegisterFile.v
                                                                                                                                                                                                                                                   ×
          | 🔲 📝 | 🏗 🕮 | 🖪 🗗 🖺 | 🛈 🐷 | 🔀 | 267 🚍
             ⊟module decoder (
     2
                          input enable,
     3
                          input[2:0] in,
     4
                          output[7:0] out);
     5
                          assign out[0] = enable & \sim in[2] & \sim in[1] & \sim in[0]; assign out[1] = enable & \sim in[2] & \sim in[1] & in[0];
     6
7
                         assign out[1] = enable & ~in[2] & ~in[1] & in[0];
assign out[2] = enable & ~in[2] & in[1] & ~in[0];
assign out[3] = enable & ~in[2] & in[1] & in[0];
assign out[4] = enable & in[2] & ~in[1] & ~in[0];
assign out[5] = enable & in[2] & ~in[1] & ~in[0];
assign out[6] = enable & in[2] & in[1] & ~in[0];
assign out[7] = enable & in[2] & in[1] & in[0];
    8
    9
  10
  11
 12
 13
 14
 15
                 endmodule
 16
17
             ⊟module mux (
                          input[3:0] in0,
input[3:0] in1,
 18
 19
  20
                          input[3:0] in2,
                          input[3:0] in3,|
input[3:0] in4,
input[3:0] in5,
input[3:0] in6,
input[3:0] in7,
 21
22
23
  24
  25
  26
                          input[2:0] selector.
  27
                          output reg[3:0] out);
  28
  29
                          always @(in0, in1, in2, in3, in4, in5, in6, in7, selector)
  30
                                    case (selector)
             31
                                              0: out = in0;
  32
                                              1: out = in1;
  33
                                              2: out = in2;
  34
                                              3: out = in3;
  35
                                              4: out = in4:
  36
                                              5: out = in5;
  37
                                              6: out = in6;
  38
                                              7: out = in7:
  39
                                    endcase
  40
```

<

```
×
                                                               RegisterFile.v
 ■ | 66 (7) | 筆 筆 | 四 10 10 1 10 1 200 | 200 | 三
42
43 ⊟module register (
44 | input clock,
45 | input clear,
46 | input load,
              input[3:0] in,
47
48
              output reg[3:0] out);
49
50
51
52
53
54
55
              always @(posedge clear, negedge clock)
                    if (clear) begin
      out = 0;
                    end
      else if (load) begin
                         out = in;
56
57
58
59
                    end
        endmodule
      □module registerfile (
60
61
62
              input clock,
input clear,
              input[3:0] write_data,
input[2:0] write_index,
63
64
              input write,
input[2:0] read_index,
output[3:0] read_data);
65
66
67
68
69
              wire[7:0] d;
              wire[3:0] q0;
70
             wire[3:0] q1;
wire[3:0] q2;
wire[3:0] q3;
wire[3:0] q4;
wire[3:0] q5;
71
72
73
74
75
76
77
              wire[3:0] q6;
              wire[3:0] q7;
78
79
80
              decoder decoder1(write, write_index, d1);
register register1(clock, clear, d[0], write_data, q0);
register register2(clock, clear, d[1], write_data, q1);
81
<
```