

```

36 #
37 # ----- #
38
39
40 set_global_assignment -name FAMILY "Cyclone IV E"
41 set_global_assignment -name DEVICE EP4CE115F29C7
42 set_global_assignment -name TOP_LEVEL_ENTITY alu
43 set_global_assignment -name ORIGINAL_QUARTUS_VERSION 19.1.0
44 set_global_assignment -name PROJECT_CREATION_TIME_DATE "13:03:14 MARCH 17, 2022"
45 set_global_assignment -name LAST_QUARTUS_VERSION "19.1.0 Lite Edition"
46 set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
47 set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
48 set_global_assignment -name VERILOG_FILE components.v
49 set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
50 set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
51 set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
52 set_global_assignment -name BDF_FILE alu.bdf
53 set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
54 set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
55 set_location_assignment "<PIN_NAME>" -to "<signal_name>"
56
57 set_location_assignment PIN_AA23 -to a[0]
58 set_location_assignment PIN_AA22 -to a[1]
59 set_location_assignment PIN_Y24 -to a[2]
60 set_location_assignment PIN_Y23 -to a[3]
61 set_location_assignment PIN_AB28 -to b[0]
62 set_location_assignment PIN_AB28 -to b[1]
63 set_location_assignment PIN_AC27 -to b[2]
64 set_location_assignment PIN_AD27 -to b[3]
65 set_location_assignment PIN_M23 -to operation[0]
66 set_location_assignment PIN_M21 -to operation[1]
67 set_location_assignment PIN_G18 -to Sevensegmentdecoder[0]
68 set_location_assignment PIN_F22 -to Sevensegmentdecoder[1]
69 set_location_assignment PIN_E17 -to Sevensegmentdecoder[2]
70 set_location_assignment PIN_L26 -to Sevensegmentdecoder[3]
71 set_location_assignment PIN_L25 -to Sevensegmentdecoder[4]
72 set_location_assignment PIN_J22 -to Sevensegmentdecoder[5]
73 set_location_assignment PIN_H22 -to Sevensegmentdecoder[6]
74
75 set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top

```

```

module Adder_4bit (input[3:0] a, input[3:0] b, output[3:0] c);
    assign c = a + b;
endmodule


module Subtractor_4bit (input[3:0] a, input[3:0] b, output[3:0] c);
    assign c = a - b;
endmodule

module Multiplier_4bit (input[3:0] a, input[3:0] b, output[3:0] c);
    assign c = a * b;
endmodule

module Complement_2bit (input[1:0] in, output[1:0] out);
    assign out = ~in;
endmodule

module Mux4bit4to1 (input[3:0] n0, input[3:0] n1, input[3:0] n2, input[3:0] n3, input[1:0] selector, output reg[3:0] out);
    always @ (n0, n1, n2, n3, selector)
        case (selector)
            0: out = n0;
            1: out = n1;
            2: out = n2;
            3: out = n3;
        endcase
endmodule

```



```

1  module Sevensegmentdecoder (input[3:0] x, output reg[6:0] segments);
2      always @(x)
3          case (x)
4              0: segments = 7'b1000000;
5              1: segments = 7'b1111001;
6              2: segments = 7'b0100100;
7              3: segments = 7'b0110000;
8              4: segments = 7'b0011001;
9              5: segments = 7'b0010010;
10             6: segments = 7'b0000010;
11             7: segments = 7'b1111000;
12             8: segments = 7'b0000000;
13             9: segments = 7'b0010000;
14
15             default: segments = 7'bxxxxxxx;
16         endcase
17     endmodule
18
19 module Adder_4bit (input[3:0] a, input[3:0] b, output[3:0] c);
20     assign c = a + b;
21 endmodule
22
23 module Subtractor_4bit (input[3:0] a, input[3:0] b, output[3:0] c);
24     assign c = a - b;
25 endmodule
26
27 module Multiplier_4bit (input[3:0] a, input[3:0] b, output[3:0] c);
28     assign c = a * b;
29 endmodule
30
31 module Complement_2bit (input[1:0] in, output[1:0] out);
32     assign out = ~in;
33 endmodule
34
35
36
37
38

```