

1. Description

1.1. Project

| | |
|-----------------|--------------------|
| Project Name | f767_lcd_test |
| Board Name | NUCLEO-F767ZI |
| Generated with: | STM32CubeMX 4.22.0 |
| Date | 08/07/2017 |


1.2. MCU

| | |
|----------------|---------------|
| MCU Series | STM32F7 |
| MCU Line | STM32F7x7 |
| MCU name | STM32F767ZITx |
| MCU Package | LQFP144 |
| MCU Pin number | 144 |

1.3. Caution

The report was generated although the configuration was in a modified state. It may be not accurate

2. Pinout Configuration



3. Pins Configuration


| Pin Number LQFP144 | Pin Name (function after reset) | Pin Type | Alternate Function(s) | Label |
|-----------------------|---------------------------------------|----------|--------------------------|-------------------------------------|
| 6 | VBAT | Power | | |
| 7 | PC13 | I/O | GPIO_EXTI13 | USER_Btn [B1] |
| 8 | PC14/OSC32_IN | I/O | RCC_OSC32_IN | |
| 9 | PC15/OSC32_OUT | I/O | RCC_OSC32_OUT | |
| 16 | VSS | Power | | |
| 17 | VDD | Power | | |
| 23 | PH0/OSC_IN | I/O | RCC_OSC_IN | MCO [STM32F103CBT6_PA8] |
| 24 | PH1/OSC_OUT | I/O | RCC_OSC_OUT | |
| 25 | NRST | Reset | | |
| 27 | PC1 | I/O | ETH_MDC | RMII_MDC [LAN8742A-CZ- TR_MDC] |
| 30 | VDD | Power | | |
| 31 | VSSA | Power | | |
| 32 | VREF+ | Power | | |
| 33 | VDDA | Power | | |
| 34 | PA0/WKUP * | I/O | GPIO_Output | GT9147_RST |
| 35 | PA1 | I/O | ETH_REF_CLK | |
| 36 | PA2 | I/O | ETH_MDIO | RMII_MDIO [LAN8742A-CZ- TR_MDIO] |
| 38 | VSS | Power | | |
| 39 | VDD | Power | | |
| 41 | PA5 | I/O | DAC_OUT2 | LD1 |
| 42 | PA6 * | I/O | GPIO_Input | GT9147_INT |
| 43 | PA7 | I/O | ETH_CRSDV | |
| 44 | PC4 | I/O | ETH_RXD0 | RMII_RXD0 [LAN8742A-CZ- TR_RXD0] |
| 45 | PC5 | I/O | ETH_RXD1 | RMII_RXD1 [LAN8742A-CZ- TR_RXD1] |
| 51 | VSS | Power | | |
| 52 | VDD | Power | | |
| 58 | PE7 | I/O | FMC_D4 | |
| 59 | PE8 | I/O | FMC_D5 | |
| 60 | PE9 | I/O | FMC_D6 | |
| 61 | VSS | Power | | |
| 62 | VDD | Power | | |
| 63 | PE10 | I/O | FMC_D7 | |

| Pin Number LQFP144 | Pin Name (function after reset) | Pin Type | Alternate Function(s) | Label |
|-----------------------|---------------------------------------|----------|--------------------------|--|
| 64 | PE11 | I/O | FMC_D8 | |
| 65 | PE12 | I/O | FMC_D9 | |
| 66 | PE13 | I/O | FMC_D10 | |
| 67 | PE14 | I/O | FMC_D11 | |
| 68 | PE15 | I/O | FMC_D12 | |
| 70 | PB11 | I/O | TIM2_CH4 | |
| 71 | VCAP_1 | Power | | |
| 72 | VDD | Power | | |
| 74 | PB13 | I/O | ETH_TXD1 | RMII_TXD1 [LAN8742A-CZ- TR_TXD1] |
| 75 | PB14 * | I/O | GPIO_Output | LD3 [Red] |
| 76 | PB15 | I/O | USART1_RX | |
| 77 | PD8 | I/O | FMC_D13 | |
| 78 | PD9 | I/O | FMC_D14 | |
| 79 | PD10 | I/O | FMC_D15 | |
| 80 | PD11 | I/O | USART3_CTS | |
| 81 | PD12 | I/O | USART3_RTS | |
| 82 | PD13 | I/O | FMC_A18 | |
| 83 | VSS | Power | | |
| 84 | VDD | Power | | |
| 85 | PD14 | I/O | FMC_D0 | |
| 86 | PD15 | I/O | FMC_D1 | |
| 91 | PG6 * | I/O | GPIO_Output | USB_PowerSwitchOn [STMP2151STR_EN] |
| 92 | PG7 * | I/O | GPIO_Input | USB_OverCurrent [STMP2151STR_FAULT] |
| 94 | VSS | Power | | |
| 95 | VDDUSB | Power | | |
| 97 | PC7 | I/O | FMC_NE1 | |
| 100 | PA8 | I/O | USB_OTG_FS_SOF | USB_SOF [TP1] |
| 101 | PA9 | I/O | USB_OTG_FS_VBUS | USB_VBUS |
| 102 | PA10 | I/O | USB_OTG_FS_ID | USB_ID |
| 103 | PA11 | I/O | USB_OTG_FS_DM | USB_DM |
| 104 | PA12 | I/O | USB_OTG_FS_DP | USB_DP |
| 105 | PA13 | I/O | SYS_JTMS-SWDIO | TMS |
| 106 | VCAP_2 | Power | | |
| 107 | VSS | Power | | |
| 108 | VDD | Power | | |
| 109 | PA14 | I/O | SYS_JTCK-SWCLK | TCK |
| 111 | PC10 | I/O | USART3_TX | |

| Pin Number LQFP144 | Pin Name (function after reset) | Pin Type | Alternate Function(s) | Label |
|-----------------------|---------------------------------------|----------|--------------------------|--------------------------------------|
| 112 | PC11 | I/O | USART3_RX | |
| 114 | PD0 | I/O | FMC_D2 | |
| 115 | PD1 | I/O | FMC_D3 | |
| 118 | PD4 | I/O | FMC_NOE | |
| 119 | PD5 | I/O | FMC_NWE | |
| 120 | VSS | Power | | |
| 121 | VDDSDMMC | Power | | |
| 126 | PG11 | I/O | ETH_TX_EN | RMII_TX_EN [LAN8742A- CZ-TR_TXEN] |
| 128 | PG13 | I/O | ETH_TXD0 | RMII_TXD0 [LAN8742A-CZ- TR_TXD0] |
| 130 | VSS | Power | | |
| 131 | VDD | Power | | |
| 133 | PB3 | I/O | SYS_JTDO-SWO | SW0 |
| 136 | PB6 | I/O | USART1_TX | |
| 137 | PB7 * | I/O | GPIO_Output | LD2 [Blue] |
| 138 | BOOT0 | Boot | | |
| 139 | PB8 | I/O | I2C1_SCL | |
| 140 | PB9 | I/O | I2C1_SDA | |
| 143 | PDR_ON | Reset | | |
| 144 | VDD | Power | | |

* The pin is affected with an I/O function

4. Clock Tree Configuration



5. IPs and Middleware Configuration

5.1. CRC

mode: Activated

5.1.1. Parameter Settings:

Basic Parameters:

| | |
|--------------------------|--------|
| Default Polynomial State | Enable |
| Default Init Value State | Enable |

Advanced Parameters:

| | |
|----------------------------|---------|
| Input Data Inversion Mode | None |
| Output Data Inversion Mode | Disable |
| Input Data Format | Bytes |

5.2. DAC

mode: OUT2 Configuration

5.2.1. Parameter Settings:

DAC Out2 Settings:

| | |
|---------------|--------|
| Output Buffer | Enable |
| Trigger | None |

5.3. ETH

Mode: RMII

5.3.1. Parameter Settings:

Advanced : Ethernet Media Configuration:

| | |
|------------------|---------|
| Auto Negotiation | Enabled |
|------------------|---------|

General : Ethernet Configuration:

| | |
|----------------------|-------------------|
| Ethernet MAC Address | 00:80:E1:00:00:00 |
| PHY Address | 1 |

Ethernet Basic Configuration:

| | |
|-----------------------------------|--------------|
| Rx Mode | Polling Mode |
| TX IP Header Checksum Computation | By hardware |

5.3.2. Advanced Parameters:

External PHY Configuration:

| | |
|---|----------------------|
| PHY | LAN8742A_PHY_ADDRESS |
| PHY Address Value | 1 |
| PHY Reset delay these values are based on a 1 ms Systick interrupt | 0x000000FF * |
| PHY Configuration delay | 0x00000FFF * |
| PHY Read TimeOut | 0x0000FFFF * |
| PHY Write TimeOut | 0x0000FFFF * |

Common : External PHY Configuration:

| | |
|--------------------------------------|----------|
| Transceiver Basic Control Register | 0x00 * |
| Transceiver Basic Status Register | 0x01 * |
| PHY Reset | 0x8000 * |
| Select loop-back mode | 0x4000 * |
| Set the full-duplex mode at 100 Mb/s | 0x2100 * |
| Set the half-duplex mode at 100 Mb/s | 0x2000 * |
| Set the full-duplex mode at 10 Mb/s | 0x0100 * |
| Set the half-duplex mode at 10 Mb/s | 0x0000 * |
| Enable auto-negotiation function | 0x1000 * |
| Restart auto-negotiation function | 0x0200 * |
| Select the power down mode | 0x0800 * |
| Isolate PHY from MII | 0x0400 * |
| Auto-Negotiation process completed | 0x0020 * |
| Valid link established | 0x0004 * |
| Jabber condition detected | 0x0002 * |

Extended : External PHY Configuration:

| | |
|--|----------|
| PHY special control/status register Offset | 0x10 * |
| PHY Speed mask | 0x0002 * |
| PHY Duplex mask | 0x0004 * |
| PHY Interrupt Source Flag register Offset | 0x000B * |
| PHY Link down interrupt | 0x000B * |

5.4. FMC

NOR Flash/PSRAM/SRAM/ROM/LCD 1

Chip Select: NE1

Memory type: LCD Interface

LCD Register Select: A18

Data: 16 bits

5.4.1. NOR/PSRAM 1:

NOR/PSRAM control:

| | |
|-----------------|--------------------|
| Memory type | LCD Interface |
| Bank | Bank 1 NOR/PSRAM 1 |
| Write operation | Enabled |
| Write FIFO | Enabled |
| Extended mode | Enabled * |

NOR/PSRAM timing:

| | |
|---|-------------|
| Address setup time in HCLK clock cycles | 15 |
| Data setup time in HCLK clock cycles | 80 * |
| Bus turn around time in HCLK clock cycles | 15 |
| Access mode | A |

NOR/PSRAM timing for write accesses:

| | |
|-------------------------------|------------|
| Extended address setup time | 1 * |
| Extended data setup time | 2 * |
| Extended bus turn around time | 1 * |
| Extended access mode | A |

5.5. I2C1

I2C: I2C

5.5.1. Parameter Settings:

Timing configuration:

| | |
|---------------------------|---------------|
| I2C Speed Mode | Standard Mode |
| I2C Speed Frequency (KHz) | 100 |

| | |
|-------------------------------|---------------------|
| Rise Time (ns) | 0 |
| Fall Time (ns) | 0 |
| Coefficient of Digital Filter | 0 |
| Analog Filter | Enabled |
| Timing | 0x20404768 * |

Slave Features:

| | |
|----------------------------------|----------|
| Clock No Stretch Mode | Disabled |
| General Call Address Detection | Disabled |
| Primary Address Length selection | 7-bit |
| Dual Address Acknowledged | Disabled |
| Primary slave address | 0 |

5.6. RCC

High Speed Clock (HSE): BYPASS Clock Source

Low Speed Clock (LSE) : Crystal/Ceramic Resonator

5.6.1. Parameter Settings:

System Parameters:

| | |
|-------------------|--------------------|
| VDD voltage (V) | 3.3 |
| Flash Latency(WS) | 7 WS (8 CPU cycle) |

RCC Parameters:

| | |
|--------------------------------|----------|
| HSI Calibration Value | 16 |
| TIM Prescaler Selection | Disabled |
| HSE Startup Timeout Value (ms) | 100 |
| LSE Startup Timeout Value (ms) | 5000 |

Power Parameters:

| | |
|-------------------------------|---------------------------------|
| Power Over Drive | Enabled |
| Power Regulator Voltage Scale | Power Regulator Voltage Scale 1 |

5.7. SYS

Debug: Trace Asynchronous Sw

Timebase Source: SysTick

5.8. TIM2

Clock Source : Internal Clock
Channel4: PWM Generation CH4

5.8.1. Parameter Settings:

Counter Settings:

| | |
|---|-----------------|
| Prescaler (PSC - 16 bits value) | 0 |
| Counter Mode | Up |
| Counter Period (AutoReload Register - 32 bits value) | 1000 * |
| Internal Clock Division (CKD) | No Division |
| auto-reload preload | Enable * |

Trigger Output (TRGO) Parameters:

| | |
|------------------------------|---|
| Master/Slave Mode | Disable (no sync between this TIM (Master) and its Slaves |
| Trigger Event Selection TRGO | Reset (UG bit from TIMx_EGR) |

PWM Generation Channel 4:

| | |
|-----------------------|--------------|
| Mode | PWM mode 1 |
| Pulse (32 bits value) | 600 * |
| Fast Mode | Disable |
| CH Polarity | High |

5.9. USART1

Mode: Asynchronous

5.9.1. Parameter Settings:

Basic Parameters:

| | |
|-------------|------------------------------------|
| Baud Rate | 115200 |
| Word Length | 8 Bits (including Parity) * |
| Parity | None |
| Stop Bits | 1 |

Advanced Parameters:

| | |
|----------------|----------------------|
| Data Direction | Receive and Transmit |
| Over Sampling | 16 Samples |
| Single Sample | Disable |

Advanced Features:

| | |
|-------------------------------|---------|
| Auto Baudrate | Disable |
| TX Pin Active Level Inversion | Disable |

| | |
|-------------------------------|---------|
| RX Pin Active Level Inversion | Disable |
| Data Inversion | Disable |
| TX and RX Pins Swapping | Disable |
| Overrun | Enable |
| DMA on RX Error | Enable |
| MSB First | Disable |

5.10. USART3

Mode: Asynchronous

Hardware Flow Control (RS232): CTS/RTS

5.10.1. Parameter Settings:

Basic Parameters:

| | |
|-------------|------------------------------------|
| Baud Rate | 115200 |
| Word Length | 8 Bits (including Parity) * |
| Parity | None |
| Stop Bits | 1 |

Advanced Parameters:

| | |
|----------------|----------------------|
| Data Direction | Receive and Transmit |
| Over Sampling | 16 Samples |
| Single Sample | Disable |

Advanced Features:

| | |
|-------------------------------|---------|
| Auto Baudrate | Disable |
| TX Pin Active Level Inversion | Disable |
| RX Pin Active Level Inversion | Disable |
| Data Inversion | Disable |
| TX and RX Pins Swapping | Disable |
| Overrun | Enable |
| DMA on RX Error | Enable |
| MSB First | Disable |

5.11. USB_OTG_FS

Mode: OTG/Dual_Role_Device

mode: Activate_SOF

mode: Activate_VBUS

*** User modified value**

6. System Configuration

6.1. GPIO configuration

| IP | Pin | Signal | GPIO mode | GPIO pull/up pull down | Max Speed | User Label |
|-----|------|-------------|------------------------------|-----------------------------|----------------|----------------------------------|
| DAC | PA5 | DAC_OUT2 | Analog mode | No pull-up and no pull-down | n/a | LD1 |
| ETH | PC1 | ETH_MDC | Alternate Function Push Pull | No pull-up and no pull-down | Very High * | RMII_MDC [LAN8742A-CZ-TR_MDC] |
| | PA1 | ETH_REF_CLK | Alternate Function Push Pull | No pull-up and no pull-down | Very High * | |
| | PA2 | ETH_MDIO | Alternate Function Push Pull | No pull-up and no pull-down | Very High * | RMII_MDIO [LAN8742A-CZ-TR_MDIO] |
| | PA7 | ETH_CRS_DV | Alternate Function Push Pull | No pull-up and no pull-down | Very High * | |
| | PC4 | ETH_RXD0 | Alternate Function Push Pull | No pull-up and no pull-down | Very High * | RMII_RXD0 [LAN8742A-CZ-TR_RXD0] |
| | PC5 | ETH_RXD1 | Alternate Function Push Pull | No pull-up and no pull-down | Very High * | RMII_RXD1 [LAN8742A-CZ-TR_RXD1] |
| | PB13 | ETH_TXD1 | Alternate Function Push Pull | No pull-up and no pull-down | Very High * | RMII_TXD1 [LAN8742A-CZ-TR_TXD1] |
| | PG11 | ETH_TX_EN | Alternate Function Push Pull | No pull-up and no pull-down | Very High * | RMII_TX_EN [LAN8742A-CZ-TR_TXEN] |
| | PG13 | ETH_TXD0 | Alternate Function Push Pull | No pull-up and no pull-down | Very High * | RMII_TXD0 [LAN8742A-CZ-TR_TXD0] |
| FMC | PE7 | FMC_D4 | Alternate Function Push Pull | No pull-up and no pull-down | Very High | |
| | PE8 | FMC_D5 | Alternate Function Push Pull | No pull-up and no pull-down | Very High | |
| | PE9 | FMC_D6 | Alternate Function Push Pull | No pull-up and no pull-down | Very High | |
| | PE10 | FMC_D7 | Alternate Function Push Pull | No pull-up and no pull-down | Very High | |
| | PE11 | FMC_D8 | Alternate Function Push Pull | No pull-up and no pull-down | Very High | |
| | PE12 | FMC_D9 | Alternate Function Push Pull | No pull-up and no pull-down | Very High | |
| | PE13 | FMC_D10 | Alternate Function Push Pull | No pull-up and no pull-down | Very High | |
| | PE14 | FMC_D11 | Alternate Function Push Pull | No pull-up and no pull-down | Very High | |
| | PE15 | FMC_D12 | Alternate Function Push Pull | No pull-up and no pull-down | Very High | |
| | PD8 | FMC_D13 | Alternate Function Push Pull | No pull-up and no pull-down | Very High | |
| | PD9 | FMC_D14 | Alternate Function Push Pull | No pull-up and no pull-down | Very High | |
| | PD10 | FMC_D15 | Alternate Function Push Pull | No pull-up and no pull-down | Very High | |
| | PD13 | FMC_A18 | Alternate Function Push Pull | No pull-up and no pull-down | Very High | |
| | | | | | | |

| IP | Pin | Signal | GPIO mode | GPIO pull/up pull down | Max Speed | User Label |
|----------|----------------|----------------|-------------------------------|-----------------------------|-------------|----------------------------|
| | PD14 | FMC_D0 | Alternate Function Push Pull | No pull-up and no pull-down | Very High | |
| | PD15 | FMC_D1 | Alternate Function Push Pull | No pull-up and no pull-down | Very High | |
| | PC7 | FMC_NE1 | Alternate Function Push Pull | No pull-up and no pull-down | Very High | |
| | PD0 | FMC_D2 | Alternate Function Push Pull | No pull-up and no pull-down | Very High | |
| | PD1 | FMC_D3 | Alternate Function Push Pull | No pull-up and no pull-down | Very High | |
| | PD4 | FMC_NOE | Alternate Function Push Pull | No pull-up and no pull-down | Very High | |
| | PD5 | FMC_NWE | Alternate Function Push Pull | No pull-up and no pull-down | Very High | |
| I2C1 | PB8 | I2C1_SCL | Alternate Function Open Drain | Pull-up | Very High * | |
| | PB9 | I2C1_SDA | Alternate Function Open Drain | Pull-up | Very High * | |
| RCC | PC14/OSC32_IN | RCC_OSC32_IN | n/a | n/a | n/a | |
| | PC15/OSC32_OUT | RCC_OSC32_OUT | n/a | n/a | n/a | |
| | PH0/OSC_IN | RCC_OSC_IN | n/a | n/a | n/a | MCO [STM32F103CBT6_PA8] |
| | PH1/OSC_OUT | RCC_OSC_OUT | n/a | n/a | n/a | |
| SYS | PA13 | SYS_JTMS-SWDIO | n/a | n/a | n/a | TMS |
| | PA14 | SYS_JTCK-SWCLK | n/a | n/a | n/a | TCK |
| | PB3 | SYS_JTDO-SWO | n/a | n/a | n/a | SW0 |
| TIM2 | PB11 | TIM2_CH4 | Alternate Function Push Pull | No pull-up and no pull-down | Very High * | |
| USART1 | PB15 | USART1_RX | Alternate Function Push Pull | Pull-up | Very High * | |
| | PB6 | USART1_TX | Alternate Function Push Pull | Pull-up | Very High * | |
| USART3 | PD11 | USART3_CTS | Alternate Function Push Pull | No pull-up and no pull-down | Very High * | |
| | PD12 | USART3_RTS | Alternate Function Push Pull | No pull-up and no pull-down | Very High * | |
| | PC10 | USART3_TX | Alternate Function Push Pull | Pull-up | Very High * | |
| | PC11 | USART3_RX | Alternate Function Push Pull | Pull-up | Very High * | |
| USB_OTG_ | PA8 | USB_OTG_FS_ | Alternate Function Push Pull | No pull-up and no pull-down | Very High | USB_SOF [TP1] |

| IP | Pin | Signal | GPIO mode | GPIO pull/up pull down | Max Speed | User Label |
|------|----------|-----------------|--|-----------------------------|-------------|--------------------------------------|
| FS | | SOF | | | * | |
| | PA9 | USB_OTG_FS_VBUS | Input mode | No pull-up and no pull-down | n/a | USB_VBUS |
| | PA10 | USB_OTG_FS_ID | Alternate Function Push Pull | No pull-up and no pull-down | Very High * | USB_ID |
| | PA11 | USB_OTG_FS_DM | Alternate Function Push Pull | No pull-up and no pull-down | Very High * | USB_DM |
| | PA12 | USB_OTG_FS_DP | Alternate Function Push Pull | No pull-up and no pull-down | Very High * | USB_DP |
| GPIO | PC13 | GPIO_EXTI13 | External Interrupt Mode with Rising edge trigger detection | No pull-up and no pull-down | n/a | USER_Btn [B1] |
| | PA0/WKUP | GPIO_Output | Output Push Pull | No pull-up and no pull-down | Low | GT9147_RST |
| | PA6 | GPIO_Input | Input mode | No pull-up and no pull-down | n/a | GT9147_INT |
| | PB14 | GPIO_Output | Output Push Pull | No pull-up and no pull-down | Low | LD3 [Red] |
| | PG6 | GPIO_Output | Output Push Pull | No pull-up and no pull-down | Low | USB_PowerSwitchOn [STMPS2151STR_EN] |
| | PG7 | GPIO_Input | Input mode | No pull-up and no pull-down | n/a | USB_OverCurrent [STMPS2151STR_FAULT] |
| | PB7 | GPIO_Output | Output Push Pull | No pull-up and no pull-down | Low | LD2 [Blue] |

6.2. DMA configuration

nothing configured in DMA service

6.3. NVIC configuration

| Interrupt Table | Enable | Preenmption Priority | SubPriority |
|---|--------|----------------------|-------------|
| Non maskable interrupt | true | 0 | 0 |
| Hard fault interrupt | true | 0 | 0 |
| Memory management fault | true | 0 | 0 |
| Pre-fetch fault, memory access fault | true | 0 | 0 |
| Undefined instruction or illegal state | true | 0 | 0 |
| System service call via SWI instruction | true | 0 | 0 |
| Debug monitor | true | 0 | 0 |
| Pendable request for system service | true | 0 | 0 |
| System tick timer | true | 0 | 0 |
| PVD interrupt through EXTI line 16 | unused | | |
| Flash global interrupt | unused | | |
| RCC global interrupt | unused | | |
| TIM2 global interrupt | unused | | |
| I2C1 event interrupt | unused | | |
| I2C1 error interrupt | unused | | |
| USART1 global interrupt | unused | | |
| USART3 global interrupt | unused | | |
| EXTI line[15:10] interrupts | unused | | |
| TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts | unused | | |
| Ethernet global interrupt | unused | | |
| Ethernet wake-up interrupt through EXTI line 19 | unused | | |
| FPU global interrupt | unused | | |

* User modified value

7. Power Consumption Calculator report

7.1. Microcontroller Selection

| | |
|-----------|---------------|
| Series | STM32F7 |
| Line | STM32F7x7 |
| MCU | STM32F767ZITx |
| Datasheet | 029041_Rev3 |

7.2. Parameter Selection

| | |
|-------------|-----|
| Temperature | 25 |
| Vdd | 3.6 |

8. Software Project

8.1. Project Settings

| Name | Value |
|-----------------------------------|---|
| Project Name | f767_lcd_test |
| Project Folder | /home/redchenjs/workspace/stm32/f767_lcd_test |
| Toolchain / IDE | SW4STM32 |
| Firmware Package Name and Version | STM32Cube FW_F7 V1.7.0 |

8.2. Code Generation Settings

| Name | Value |
|---|---------------------------------------|
| STM32Cube Firmware Library Package | Copy only the necessary library files |
| Generate peripheral initialization as a pair of '.c/.h' files | Yes |
| Backup previously generated files when re-generating | No |
| Delete previously generated files when not re-generated | Yes |
| Set all free pins as analog (to optimize the power consumption) | Yes |