
Computer Organization Lab6 report

Cache simulator analysis:

Part A


cache size	block size	miss rate	associativity
4	16	14.6371	1
8	16	10.4853	1
16	16	8.7241	1
32	16	2.8932	1
4	32	17.2048	1
8	32	8.871	1
16	32	7.7016	1
32	32	1.695	1
4	64	19.2569	1
8	64	8.4317	1
16	64	7.356	1
32	64	1.2313	1
4	128	23.2604	1
8	128	10.2074	1
16	128	7.4294	1
32	128	1.2572	1



在direct mapped情況下, 透過調整cache size及block size, 從圖中可以觀察到, 當block數量增加時, miss rate會下降, 但當block size大到一定程度, 則無法降低miss rate(spatial locality)

Part B

cache size	associativity	miss rate	block size
4	1	17.2048	32
8	1	8.87097	32
16	1	7.70161	32
32	1	1.69499	32
4	2	19.2569	32
8	2	8.43174	32
16	2	7.35599	32
32	2	1.23128	32 32 32
4	4	23.2604	32
8	4	10.2074	32
16	4	7.42944	32
32	4	1.2572	32
4	8	27.2552	32
8	8	12.2595	32
16	8	8.18692	32
32	8	1.82892	32



比較cache size和associativity的關係,從圖中可以看到, cache size愈小時, 在direct mapped 的情況下發生miss rate愈高, 而透過擴大associativity, 在cache size小的情況下可以明顯降 低miss rate。

Problems you met and solutions:

(1) 在對每一筆測資編號時, array開太小導致發生segmentation fault

Summary:

期末考的時候有出類似的題目,但當時寫錯了很難過,這次做作業有再把cache size和block size間的對應關係及觀念弄清楚一些。