



## Department of Electronics &amp; Communication Engineering

te: 21-10-2024	Quiz - 1	Max. Marks: 10
mester: 03	UG	Duration: 20 Mins
urse: Analog Microelectronic circuits		Code: EC233AI

## Part A

M BT CO

The power budget of the circuit shown in fig 1.1 should be 2mW and the output impedance should be  $50\Omega$ . The transistor has  $Kn' = 200\mu A/V^2$  with no CLM. Find the aspect ratio of the transistor to achieve the required output impedance.




Fig 1.1




Fig 1.2

Determine the current for the circuit shown in fig 1.2. The requirements are as below: Maximum voltage gain is to be achieved but with an aspect ratio less than 277.78. The maximum output impedance should only be  $500\Omega$ . Assume  $V_t = 0.4V$  and no CLM.

For the circuit given in Fig.1.3, if  $V_{ov} = 2V$ ,  $I_D = 2mA$ ,  $V_A = 100V$ ,  $R_s = 20k\Omega$ , the exact output impedance of the circuit is = \_\_\_\_\_.








Fig.1.3

1.	Calculate the gain of a CS amplifier with current source load. Assume NMOS M1 behaves as the amplifier device and PMOS M2 behaves as a current source load. $r_{o1} = 10k\Omega$ , $r_{o2} = 10k\Omega$ , $g_{m1} = 2mA/V$ , $g_{m2} = 2mA/V$ .	2	3	2
5.	In enhancement type NMOS operating in saturation mode, drain current is found to be 2 mA when $V_{DS} = 4V$ is applied. Considering channel length modulation, find the modulation factor $\lambda$ if drain current is found to be 2.05 mA for $V_{DS} = 5V$ while keeping $V_{GS}$ as constant.	2	2	1



ate: 21-10-2024	Test - 1	Max. Marks: 50
emester: 03	UG	Duration: 90 Mins
course: Analog Microelectronic circuits		Code: EC233AI

No	Part B	M	B T	CO
a	<p>A circuit as shown in the Fig. 1a is connected and the transistor parameters are as given below: <math>\frac{w}{l} = \frac{20}{0.18}</math>, <math>\lambda = 0.1 \text{ v}^{-1}</math>, <math>Kn' = 200\mu\text{A}/\text{V}^2</math>, <math>V_t = 0.4\text{V}</math>. Find the voltage gain of the circuit.</p> <div></div> <p>Fig. 1 a                      Fig. 1b                      Fig. 2</p>	5	2	1
b	<p>For the amplifier shown in Fig. 1b, find aspect ratio to achieve a voltage gain of 5 and output impedance of <math>1\text{K}\Omega</math>. The transistor is biased such that it operates <math>100\text{mV}</math> away from the triode region. The capacitors used are very large and Gate resistance used is <math>1\text{M}\Omega</math>. Let <math>Kn' = 200\mu\text{A}/\text{V}^2</math> and <math>\lambda=0</math>.</p>	5	2	1
2.	<p>For the circuit shown in Fig 2 draw a small signal model and derive equations for voltage gain and output impedance by considering Channel length modulation.</p>	10	3	2
3.	<p>For the circuit of CS amplifier with source degeneration given in Fig.3, determine <math>I_D</math>, <math>g_m</math>, <math>r_o</math>, mid frequency gain <math>v_o/v_i</math>, <math>v_o/v_s</math>, <math>R_{in}</math> and <math>R_{out}</math>. Given that, <math>K_n' W/L = 2 \text{ mA}/\text{V}^2</math>, <math>V_t = 1\text{V}</math>, <math>V_{DD} = 15\text{V}</math> and <math>V_A = 24\text{V}</math>.</p> <div></div> <p>Fig. 3</p>	10	1	2



4. a Design the circuit given in Fig. 4a to obtain a current  $I_D$  of  $80 \mu\text{A}$ . Find the value for  $R$  and the dc voltage  $V_D$ . Let the nMOS transistor have  $V_t = 0.6 \text{ V}$ ,  $K_n' = 200 \mu\text{A}/\text{V}^2$ ,  $L = 0.8 \mu\text{m}$ , and  $W = 4 \mu\text{m}$ . Neglect the channel length modulation effect.




Fig. 4 a

- b Explain with a neat sketch and equations how a MOSFET exhibits finite output resistance in Saturation.

- 5 The NMOS and PMOS transistors in the circuit of Fig. 5 are matched with  $K_n'(W_n/L_n) = K_p'(W_p/L_p) = 200 \mu\text{A}/\text{V}^2$  and  $V_{tn} = -V_{tp} = 1 \text{ V}$ . Assuming  $\lambda = 0$  for both devices, find the drain currents  $i_{DN}$  and  $i_{DP}$  and the voltage  $V_o$  for  $V_i = 0 \text{ V}$ ,  $2.5 \text{ V}$  and  $-2.5 \text{ V}$




Fig. 5



Date:	Quiz - 1	Max. Marks: 10
Semester: 03	UG	Duration: 20Mins
Course: Analog Microelectronic circuits		Code:EC233AI

## SCHEME &amp; SOLUTIONS

S No	Solutions with Scheme	Marks
1.	Aspect ratio = 900	02
2.	$I_{d\max} = 0.8\text{mA}$	02
3.	Output impedance = $r_o + R_s + g_{mro}R_s = 2.07\text{M}\Omega$	
4.	$A_v = -10$	
5.	$\lambda = 0.0277\text{ V}^{-1}$	
S No	Solutions with Scheme	Marks
1.	$I_d = 1.08\text{mA}$ --- (02) $g_m = 0.66\text{mS}$ , --- (01) $r_o = 9.2\text{K}$ --- (01) $A_v = 0.372$ -- (01)	05
a		
b	$g_m = 5\text{mS}$ --(01) $V_d = 1.5\text{V}$ -- (02) $I_d = 0.3\text{mA}$ --(01) aspect ratio= 208 --(01)	05
2.	Small signal model --- (02) Deriving equation for voltage gain --- (05) $A_v = \frac{-g_{m1} * r_{o1} * (\frac{1}{g_{m2}}    r_{o2})}{r_{o3} + g_{m1}(r_{o3})(r_{o1}) + r_{o1} + (\frac{1}{g_{m2}}    r_{o2})}$ Deriving equation for output impedance --- (03) $R_{out} = (r_{o3}) + g_{m1}(r_{o3})(r_{o1}) + r_{o1}$	10
3.	$I_D = 0.923\text{mA}$ ----2M small signal model ----1M $g_m = 1.92\text{m}$ , $r_o = 26\text{k}$ ----2M $A_v = v_o/v_i = -g_m R_{Dro}/(r_o + R_s + R_D + g_{mro}R_s) = -3$ ----2M $A_{vs} = v_i/v_s = 500\text{k}/510\text{k} = 0.98$ ----1M $R_{out} = 76.92\text{K}$ --1M $R_{in} = 500\text{K}$ --- 1M	
4.	$V_{ov} = 0.4\text{V}$ , $V_D = 1\text{V}$ , $R = 25\text{K}\Omega$	
a		
4. b	Derivation of $I_D$ equation for CLM ---- 3M Sketch of CLM ---- 1M Output impedance ---- 1M	
5	$v_I = 0\text{V}$ : $i_{dn} = 0\text{mA}$ , $i_{dp} = 0\text{mA}$ , $v_0 = 0\text{V}$ ; ..... 3 M $v_I = 2.5\text{V}$ : $i_{dn} = 0.104\text{mA}$ , $i_{dp} = 0\text{mA}$ , $v_0 = 1.04\text{V}$ ; ..... 3 M $v_I = -2.5\text{V}$ : $i_{dn} = 0\text{mA}$ , $i_{dp} = 0.104\text{mA}$ , $v_0 = -1.04\text{V}$ ; ..... 3 M Circuit diagram and analysis for three different cases ..... 1 M	



Date:

Semester: 03

Course: Analog Microelectronic circuits

Test - 1  
UG

Max. Marks: 50  
Duration: 90 Min  
Code: EC233A

Part B

S No

- I. a A circuit as shown in the Fig. 1a is connected and the transistor parameters are as given below:  $\frac{w}{l} = \frac{20}{0.18}$ ,  $\lambda = 0.1 \text{ v}^{-1}$ ,  $Kn' = 200 \mu\text{A}/\text{V}^2$ ,  $V_t = 0.4 \text{V}$ . Find the voltage gain of the circuit.




Fig. 1 a




Fig. 1b




Fig. 2

- b For the amplifier shown in Fig. 1b, find aspect ratio to achieve a voltage gain of 5 and output impedance of  $1 \text{K}\Omega$ . The transistor is biased such that it operates  $100 \text{mV}$  away from the triode region. The capacitors used are very large and Gate resistance used is  $1 \text{M}\Omega$ . Let  $Kn' = 200 \mu\text{A}/\text{V}^2$  and  $\lambda = 0$ .

2. For the circuit shown in Fig 2 draw a small signal model and derive equations for voltage gain and output impedance by considering Channel length modulation.

3. For the circuit of CS amplifier with source degeneration given in Fig.3, determine  $I_D$ ,  $g_m$ ,  $r_o$ , mid frequency gain  $V_o/V_i$ ,  $V_o/V_s$ ,  $R_{in}$  and  $R_{out}$ . Given that,  $K_n' W/L = 2 \text{ mA}/\text{V}^2$ ,  $V_t = 1 \text{V}$ ,  $V_{DD} = 15 \text{V}$  and  $V_A = 24 \text{V}$ .






Fig. 3

a	<p>Design the circuit in Fig. 4a to obtain a current <math>I_D</math> of <math>80\text{ }\mu\text{A}</math>. Find the value of <math>R</math> and the dc voltage <math>V_D</math>. Let the nMOS transistor have <math>V_t = 0.6\text{ V}</math>, <math>K_n' = 200\text{ }\mu\text{A/V}^2</math>, <math>L = 0.8\text{ }\mu\text{m}</math>, and <math>W = 4\text{ }\mu\text{m}</math>. Neglect the channel length modulation effect.</p>  <p>Fig. 4 a</p>	5	2	1
b	<p>Explain with a neat sketch and equations how a MOSFET exhibits finite output resistance in Saturation.</p>	5	2	2
	<p>The NMOS and PMOS transistors in the circuit of Fig. 5 are matched with <math>K_n'(W_n/L_n) = K_p'(W_p/L_p) = 200\text{ }\mu\text{A/V}^2</math> and <math>V_{tn} = -V_{tp} = 1\text{ V}</math>. Assuming <math>\lambda = 0</math> for both devices, find the drain currents <math>i_{DN}</math> and <math>i_{DP}</math> and the voltage <math>V_O</math> for <math>V_I = 0\text{ V}</math>, <math>2.5\text{ V}</math> and <math>-2.5\text{ V}</math></p>  <p>Fig. 5</p>	10	3	1