

Introduction to Verilog: Design Methodology :-

Books:- Verilog HDL by Samir Palnitkar

Advanced Digital System Design Using } by Ciletti
Verilog HDL }

Verilog History:- 1983

Phil Moorby and Prakash Godal } Gateway design
Automation

Proprietary Hardware - description language.

1989 :- Cadence bought Gateway design.

In December 1995 Verilog HDL became IEEE

1364 - 1995.

Evolution of Computer - Aided Digital Design :-


Vacuum Tubes & transistors


SS IC's → gate count was small

MS IC's → Hundreds

LS IC's → Thousands of gates on a chip

Typical Design Flow:-





Importance of HDLs:-

- 1) Designs can be described at a very abstract level by the use of HDL.
- 2) By describing designs in HDLs, functional Verification of the design can be done early in the design cycle.
- 3) Designing with HDLs is analogous to Computer Programming.


Popularity of Verilog HDL :-

- 1) Verilog HDL is a general-purpose hardware description language that is easy to learn and easy to use.
- 2) Verilog HDL allows different levels of abstraction to

- 2) Verilog HDL allows different levels of abstraction to be mixed in the same model.
 - 3) Almost all logic synthesis tools support Verilog HDL.
 - 4) All fabrication Vendors provide Verilog HDL libraries for post logic synthesis simulation.
 - 5) PLI (Programming Language Interface) C (Code)

Design Methodologies !!

Top down : Define the top level block and I identify the sub-blocks necessary to build the top-level block. We further sub-divide the sub-blocks until we come to leaf cells, which are the cells that cannot be further divided.



Modules :- A Module is a basic building block in Verilog.

A module is declared by the keyword module. A corresponding keyword endmodule must appear at the end of the module.

Module $\langle \text{module Name} \rangle$ ($\langle \text{Module Terminal-list} \rangle$);] general

```

module [module name] [ ] // Module terminal list
=
- Module < internals < functionality of T-flip-flop
-
-
endmodule

```

general structure

→ There are 4 levels of abstraction in which Module can be described

1) Behavioral or Algorithmic Level :-

This is highest level of abstraction given by Verilog HDL. Module is implemented in terms of desired design algorithm without concern for the hardware implementation details. It is similar to C program.

2) Dataflow level :- At this level module is designed by specifying the data flow. The designer is aware of how data flows between hardware registers & how the data is processed in the design.

3) Gate level :- Module is implemented in terms of logic gates and interconnections b/w these gates.

4) Switch level :- Lowest level of abstraction in Verilog. Module is implemented in terms of switches, storage nodes & interconnections between them.

Instances:-

```

Module --- --- } ONE Module definition
{
andModule
Module --- --- } Cannot contain another
{
andModule

```

Module --- --- } Module definition within
the module and endmodule
Statement.

Lexical conventions :- Verilog HDL is a Case-Sensitive language

All keywords are in lower case.

i) white space :-

ii) Comments :- Two ways to write comments

i) white space:

ii) Comments: Two ways to write comments

One-line comment starts "/*"

Multiple line "/*" & ends with "*/"

a = b & c; // This is a one line comment

/* This is a multiple line comment */

/* This is /* an illegal start */ com */] illegal.

3) Operators: There are 3 types of operators

i) Unary operator ii) Binary iii) Ternary

Unary operators precedes the operand, Binary operators appear between two operands. Ternary operators have two separate operators that separates 3 operands

✓ a = -b; // - is a unary operator, b is the operand

✓ a = b & c; // & is a binary operator b & c are operands

✓ a = b ? c : d; // ?: is a ternary operator, b, c, d are operands

Number Specifications: 2 types of no. specifications i) sized ✓
ii) unsized ✓

Sized numbers: These are represented as

<size> <base format> <number>

<size> specifies the no. of bits in the number

<base format> (d, or D) (h or H) (b or B) (o or O)

<number> 0, 1, 2, 3, ... 9, a, b, c, d, e, f

Ex: 4'b1111 // This is a 4-bit binary no

12'habc // This is a 12-bit hexadecimal no

16'd255 // This is a 16-bit decimal no

`16'd255` // This is a 16-bit decimal no

Unsized No.s: Numbers that are Specified without `<base>` specification are decimal nos by default. Numbers that are written without `<size>` specification have a default number of bits that simulator and machine specific.

`23456` // Decimal no. by default

`'hcs` // hexadecimal no.

X or Z Values:- Verilog has two symbols for unknown and high impedance values.

0001 0011 x xxx

`12'h13x` // This is a 12-bit hex number; 4 Least significant bits known.

`6'h x` // This a a 6-bit hex no. which is unknown.

`32'b z` // This is a 32-bit high impedance no

underscore character:- An underscore character is allowed anywhere in a no. except the first character.

`12'b1111_0000_1010`] To improve the readability of no.s are ignored by verilog.

Strings:- "Hello Verilog word"

Identifiers and keywords: Keywords are special Identifiers to define the language constructs. Keywords are in lowercase. Identifiers are the names given to objects so that they can be referenced in the design.


`reg value;` // reg is keyword; value is identifier
`input clk;` // input is keyword, clk is identifier.

Data types:

D) Value Set :- Supports 4 values & 8 strengths to model the functionality of real hardware

1) Value Set :- Supports 4 values & 8 strengths to model the functionality of real hardware

Value Level	Condition in Hardware circuit
0	Logic zero, false condition
1	Logic one, True condition
X	Unknown logic value
Z	High Impedance, floating state



2) Nets :- They represent connections between Hardware elements.

wire a
wire b, c;
default value of net is Z [tri reg net X]

b ————— a] Nets are declared primarily using the keyword wire

3) Registers :- Registers represent data storage elements.

Unlike a net, a register does not need a driver.

They are declared by keyword reg. The default value of reg data type is X.

```
reg reset;  
initial  
begin  
..
```

```

initial
begin
    reset = 1'b1;
#100 reset = 1'b0;
end

```

Vectors :- Nets or Registers can be declared as Vector
(multiple bit width).

```

wire a // 
wire [7:0] bus; // 8-bit bus
wire [31:0] busA, busB, busC; // 3 buses of 32-bit width
reg [0:40] virtual_addr // 

[high#:low#] or [low#:high#]


```

Variable Vector Part Select :-

[<starting bit>+:width] - part-select increments from starting bit

[<starting bit>-:width] - " " " decrement " "

e.g.:
 reg [255:0] data1; // Little endian notation
 reg [0:255] data2; // Big endian notation
 reg [7:0] byte;
 byte = data1 [31-:8]; // starting bit = 31, width = 8
 => data [31:24]
 byte = data1 [24+:8]; // starting bit = 24, width = 8
 => data [31:24]



byte = data2 [31-:8]; // starting bit = 31, width = 8
 => data [24:31]

Integers, Real and Time Register data Types

Integer, Real and Time Register data Types

Integer : keyword integer

integer counter

initial

(counter = -1); //

Real : real , default value is zero

Time :- Verilog simulation is done wot simulation line

time { keyword }

\$time [the system function \$time is invoked to get current simulation time]

Arrays :- Arrays are allowed in Verilog reg, integer, time, real & for vector <Arry Name> [<Subscript>]

integer count [0:7]; // An Array of 8 count Variables

real bool [31:0]; // Array of 32 one bit Boolean register Variables

reg[4:0] port-id[0:7]; // Array of 8 port-ids; each port id is of 5 bits wide

System Tasks and Compiler directives:-

All the System tasks appear in the form \$<keyword>

Displaying Information :-

\$display { It displays the values of variables or strings of expression }

\$monitor → Monitor a signal when its value changes

* it should be invoked only once.

... stops during simulation [Debug]

* It knows how many times.

\$stop → stops during simulation [Debug]

\$finish → Terminates the simulation

Compiler directives :- These are defined using the
`< keyword > construct

`define → directive used to define text macros

`include → Allows you to include entire contents of a
a Verilog source file in another Verilog file during
compilation.

Modules and Ports :-

Module Name

Port List, Port Declaration [if ports are present]

Parameters (optional)

Declarations of wires, registers & other Variables

[Dataflow assignment]

Instantiation of lower level Modules

Tasks & functions

[always & initial block]

endmodule Statement

Dataflow Modelling :- We describe continuous
assignment statement in Verilog code. (assign is the
keyword used)

i) Continuous Assignment :- Is the most basic statement of data
flow modeling,

i) The lefthand side of an assignment must always be a
scalar or vector net or concatenation of scalar &
vector nets. It cannot be a scalar or vector register
as in linear assignments are always active. The assignment

- vector nets. It cannot be a scalar or vector register
- 2) Continuous assignments are always active. The assignment expression is evaluated as soon as one
 - 3) Delay value can be specified for assignments in terms of time units
 - 4) The operands on the RHS can be registers or nets or function calls

Ex: assign out = i1 & i2;
 assign addx[15:0] = add1-bit[15:0] ^ add2-bit[15:0];
 assign {c-out, sum[3:0]} = a[8:0] + b[8:0] + (-in);

II Implicit Continuous Assignment :- // implicit Net Declaration

<u>wire out;</u>	<u>wire i1, i2;</u>
<u>assign out = i1 & i2;</u>	<u>assign out = i1 & i2;</u>
<u>wire out = i1 & i2;</u>	

Delays :- 1) Regular Assignment delay

- 2) implicit continuous Assignment delay
- 3) Net declaration delay.

[assign #10 out = i1 & i2; // delay in a continuous]

[wire #10 out = i1 & i2;]

[wire #10 out;
 assign out = i1 & i2;]

Operators :-

Operators :-

1) Arithmetic Operators :- [Binary & Unary]

Binary operators

$$A = 4'b0011 ; B = 4'b0100$$

$$D = 6 ; E = 4 , F = 2$$

$$A * B // 4'b1100$$

$$A + B // 4'b0111$$

$$B - A // 4'b0000$$

$$D/E // \text{Evaluates } 1$$

$$-10 / 5 : -2$$

$$\text{Sum} = \text{in}_1 + \text{in}_2 // 4'b\underline{x}$$

But any operand bit has a value x , then the result of entire expression is x

$$\text{in}_1 = 4'b101x;$$

$$\text{in}_2 = -4'b1010;$$

$$\text{Sum} = \text{in}_1 + \text{in}_2 // 4'b\underline{x}$$

2) Logical Operators :-

logical and ($\&\&$) , logical or ($\|$) , logical Not ($!$)

→ They always evaluate to a 1-bit value

0 (false) , 1 (true) or x (ambiguity)

→

$$A = 3 , B = 0$$

$$A \&\& B // \text{Evaluates } 0$$

$$A \| B // \text{Evaluates } 1$$

$$!A // \text{Evaluates to } 0$$

$$!B // \text{Evaluates to } 1$$

$$A = 2^b0x : B = 2^b10$$

$A = 2^{\text{bit}} \text{box} : B = 2^{\text{bit}} \cup$

$A \& \vee B // \text{evaluates to } X$

3) Relational Operators :-

Greater-than ($>$) , greater-than-or-equal-to (\geq)

less-than ($<$) , less-than-or-equal-to (\leq)

// $A = 4, B = 3$

// $X = 4^{\text{bit}} 1010, Y = 4^{\text{bit}} 1101, Z = 4^{\text{bit}} XXX$

$A \leq B // \text{evaluates to a logical 0}$

$A \geq B // \quad " \quad " \quad " \quad "$

$Y < Z // \quad X$

Equality operators :-

- i) Logical Equality ($==$) → { false } \downarrow 0, 1, X \downarrow true \downarrow unknown
- ii) Logical inequality ($!=$)
- iii) Case equality ($== =$) → { case equality operator } 0, 1 { never result in X }
- iv) Case inequality ($!= =$)

$A = 4, B = 3$

$N = 4^{\text{bit}} XXX$

$X = 4^{\text{bit}} 1010, Y = 4^{\text{bit}} 1101, Z = 4^{\text{bit}} XXX, M = 4^{\text{bit}} XXX,$

$A == B // \text{It results in logical 0}$

$X != Y // \text{It results in logical 1}$

$X == Z // \text{It results in } X$

$Z == M // \text{It result in logical 1}$

Bitwise Operators :- Performs bit-by-bit operation on operands
negation (\sim) and (\wedge), or (\vee), xor ($\wedge\vee$), xnor ($\wedge\vee\sim$)

bitwise operations

negation (\sim), and (\wedge), or (\vee), xor (\oplus), xnor ($\oplus\sim$)
 * (z is treated as an x in a bitwise operation)

bitwise and		0	1	x
0	0	0	0	
1	0	1	x	
x	0	x	x	

bitwise or		0	1	x
0	0	1	x	
1	1	1	1	
x	x	1	x	

bitwise xor		0	1	x
0	0	1	x	
1	1	0	x	
x	x	x	x	

bitwise xnor		0	1	x
0	1	0	x	
1	0	1	x	
x	x	x	x	

bitwise negation		result
0	1	
1	0	
x	x	

$$\begin{aligned}
 & x = 4'b1010 \quad y = 4'b1100 \\
 & z = 4'b10x0 \\
 & x \& y = 4'b1000 \\
 & \sim x = 4'b0101
 \end{aligned}$$

$$x \& z = 4'b10x0$$

Reduction operators :- [1-bit Result] $\text{xnor}(\sim, y)$
 and (\wedge) nand ($\sim\wedge$), or (\vee), nor (\sim), xor (\oplus) &

* Reduction operators take only one operand.

$$x = 4'b1010$$

$\wedge x$ // Equivalent to $1 \wedge 0 \wedge 1 \wedge 0$, Results in 1'b0

$\mid x$ // Equivalent to $1 \mid 0 \mid 1 \mid 0$, Results in 1'b1

$\sim x$ // Equivalent to $1 \sim 0 \sim 1 \sim 0$, Results in 1'b0

\wedge is equivalent to $1^{\wedge} 0^{\wedge} 1^{\wedge} 0$, results in 1^b0

Shift operators :-

right shift ($>>$), Arithmetic left shift ($<<<$)

left shift ($<<$), Arithmetic Right Shift ($>>>$)

$x = 4'b1101$

 result

$y = x >> 1$ $y = 4'b0110$

$y = x << 1$ $y = 4'b1010$

$y = x << 2$ $y = 4'b0100$

Concatenation Operator :- $\{ \cdot \}$ It provides a mechanism to append multiple operands. Operands must be sized.

$A = 1'b1$, $B = 2'b00$, $C = 2'b10$, $D = 3'b110$

$y = \{ B, C \}$ // Result of y is $4'b0010$

$y = \{ A, B[0], C[1] \}$ // Result y is $11'b001011000$

$y = \{ A, B[0], C[1] \}$ // Result y is $3'b10$ length

Replication Operator :- $\{ \cdot \}^{<\text{Replicate} >} \quad \{ \cdot \}$

$A = 1'b1$, $B = 2'b00$, $C = 2'b10$, $D = 3'b110$


$y = \{ 4\{A\} \} \quad y = 4'b1111$

$x = \{ 4\{A\}, 2\{B\} \} \quad y = 8'b11110000$

Conditional Operator :- $(?:)$

Conditional Operator :: ::

Usage: `condition-expression ? true-exp : false-exp;`



Unary, Multiply, Divide, Modulus

Highest breed.

Add substituent, shift

Relational Equality

Reduction, logical

Condition

lowest presiden.

1) Design a 2:1 MUX Using CAS in Verilog

Module mux2to1 (i,s,y);

input [1:0] i;

input s j

output yj

assign y = (i[0] & (ns)) | (i[1] & (s)) j

or
assign $y = s ? i[0] : i[1]$;

assign $y = (s == 1) ? :[1] : :[0];$

Endnote

2) Design a 4:1 multiplexer using assignment state &

2) Design a 4:1 Multiplexer Using assignment statement & conditional operator.

module mux4to1(a, b, c, d, s1, s0, y);


input a, b, c, d;

output y;

input s1, s0;

assign y = ((ns0) & (ns1) & a) | ((ns0) & (s1) & b) |

$$((s0) \& (ns1) \& c) | (s0 \& s1 \& d)$$
;




with Conditional Operator :-

assign y = s₁? s₀? d : c : s₀? b : a ;

Endmodule

3) Write a Verilog code for following design



module design1(a, b, s, y)

input [31:0] a, b;

output [31:0] y;

input s;

assign y = s ? a : b;


Endmodule

4) Write a Verilog code for 2-bit Magnitude Comparator

Using CAS { Home work }

5) Write a Verilog code for 2x2 Array Multiplier

B₁B₀ × A₁A₀



$$\left. \begin{array}{l} P_0 = A_0 B_0 \\ P_1 = A_0 B_1 \wedge A_1 B_0 \\ P_2 = A_1 B_1 \wedge C \\ P_3 = A_1 B_1 \wedge C \\ C = (A_0 B_1) \wedge (A_1 B_0) \end{array} \right\}$$

output [8:0] p;



$P_3 \sqsubseteq P_2 \sqsubseteq P_1 \xrightarrow{P_0}$
 module arraymul (input [1:0] a, b, output [3:0] p);
 wire c;
 assign p[0] = A[0] & B[0];
 assign p[1] = (A[0] & B[1]) ^ (A[1] & B[0]);
 assign c = (A[0] & B[1]) & (A[1] & B[0]);
 assign p[2] = (A[1] & B[1]) ^ c;
 assign p[3] = A[1] & B[1] & c;
 endmodule

Arithmetic shift Right & Shift Left :-


→ Arithmetic shift left { Multiplying a no. by 2 }


→ Arithmetic shift Right { Divide a no. by 2 }

→ Arithmetic shift Right :-



Arithmetic left shift :- Multiply by 2







5) Write a Verilog code using CAS for 2:4 decoder.

```

assign y[0] = en & (~s[0]) & (~s[1]);
assign y[1] = en & (~s[0]) & s[1];
assign y[2] = en & s[0] & (~s[1]);
assign y[3] = en & s[0] & s[1];
assign y = s[1]? (s[0]? 4'b1000 : 4'b0100);
           (s[0]? 4'b0010 : 4'b0001);

```

6) Write a Verilog code that produces a 4-bit output indicating number of 1's in a 8 bit no. word.



```

module count1s (input [7:0] i, output [3:0] y);
wire [3:0] y1,y2,y3,y4,y5,y6,y7;
assign y1 = i[7] ? 0001 : 0000;
assign y2 = i[6] ? y1+1 : y1;

```

```

assign y3 = i[5] ? y2+1 : y2;
assign y4 = i[4] ? y3+1 : y3;
assign y5 = i[3] ? y4+1 : y4;
assign y6 = i[2] ? y5+1 : y5;
assign y7 = i[1] ? y6+1 : y6;
assign y = i[0] ? y7+1 : y7;
endmodule

```

D-latch :- en Qout
 |
 0 Data
 1 hold

module d-latch(en, data, q)

```

input en, data;
output q;
assign q = en ? data : q;
endmodule

```

Verilog Primitives :- AND, OR, NAND, NOR, XOR, XNOR

NOT, buf

and	0	1	x	z
0	0	0	0	0
1	0	1	x	x
x	0	x	x	x
z	0	x	x	x

OR	0	1	x	z
0	0	1	x	x
1	1	1	1	1
x	x	1	x	x
z	1	1	1	x

nand	0	1	x	z
0	1	1	1	1
1	1	0	x	x
x	1	x	x	x
z	1	x	x	x

NOR	0	1	x	z
0	1	0	x	x
1	0	0	0	0
x	x	0	x	x
z	x	0	x	x

XOR | 0 1 x z

XNOR | 0 1 x z

XOR	0	1	X	Z
0	0	1	X	X
1	1	0	X	X
X	X	X	X	X
Z	X	X	X	X

XNOR	0	1	X	Z
0	1	0	X	X
1	0	1	X	X
X	X	X	X	X
Z	X	X	X	X

Not	0/H
0	1
1	0
X	X
Z	X





Buf	0/H
0	0
1	1
X	X
Z	Z

Bufif0, Bufif1, notif0, notif1 gates:-

These are the gates with additional control signals.

These gates have 3 ports. The first is 0/H port, 2nd is data port & third is control port.

These gates propagate only if their control signal is asserted. & They propagate Z if their control signal is deasserted.



bufif0				
	0	1	X	Z
0	0	Z	L	L
1	1	Z	H	H
X	X*	Z	X	X
Z	X	Z	X	X

control

L \Rightarrow weak zero & Z

H \Rightarrow weak one

notif0				
	0	1	X	Z
0	1	Z	H	H
1	Z	1	X	X
X	X	X	1	X
Z	X	X	X	1

control

	Z	[X]	Z	X	X
buf if)					
	0	1	X	Z	
data ifp	0	Z	0	L	L
	1	Z	1	H	H
	X	Z	X	X	X
	Z	Z	X	X	X

Control

notif0	0	1	X	Z
data ifp	0	1	Z	H H
	1	0	Z	L L
	X	X	Z	X X
	Z	X	Z	X X

notif1	0	1	X	Z
data ifp	Z	1	H	H
	Z	0	L	L
	Z	X	X	X
	Z	X	X	X