Project: StreetRacer CPU Card

TABLE OF CONTENTS

SHEET	DESCRIPTION
1	Title Page
2	PXA255 ADDR/DATA/CONTRO
3	PXA255 POWER/CLOCK/GPIO
4	SDRAM BANK 0
5	FLASH MEMORY
6	POWER/RESET
7	JTAG/TEST UART/FPGA POWE
8	SPARTAN IIE FPGA
9	DIMM168 CARD EDGE
10	COMPACT FLASH SLOT
	1

NOTES

1. Components marked with a dashed and crossed box will not be installed during assembly.



- Please refer to the Bill of Material (BOM) which provides all necessary component information for the final assembly.
- The following parameters will apply to all components unless otherwise stated in the BOM or Schematic.

Resistor: +/- 5% or better, 1/16 Watt, 0603
Capacitor, non - polarized: Ceramic, +/- 20%, 0603
Capacitor, polarized: Tantalum, +/- 20%
Inductance: +/- 10%


- Bypass capacitors shall be distributed evenly amongst power pins of the IC power and GND pin.
- 5. Always observe layout guidelines and documentation from the component manufacturers

Schematic Statistics: Parts: 00 Library Parts: 00 Nets: 00 Pins: 00

LAST REFERENCES USED

Last used

ANT	n/a	n/a
BR	n/a	n/a
BT	n/a	n/a
С	C140	C100,C101
CN	n/a	n/a
CON	n/a	n/a
D	n/a	n/a
F	n/a	n/a
FB	FB4	n/a
FL	n/a	n/a
J	J7	n/a
JP	JP1	n/a
K	n/a	n/a
L	L1	n/a
LED	n/a	n/a
М	n/a	n/a
Р	n/a	n/a
PB	n/a	n/a
Q	Q6	n/a
R	R110	n/a
RN	RN7	n/a
SW	SW1	n/a
Т	n/a	n/a
TP	TP6	n/a
U	U21	U7,U8
Х	X1	n/a
XP	XP1	n/a
Υ	Y2	n/a



REVISION VERSION DATE DESCRIPTION NAME 07-06-2003 Initial Design Created R. Bauer 0.1 0.2 Α 07-18-2003 | Preliminary Design M. Daroy 0.3 Α 07-31-2003 Updated based on Design Review (07-29-2003). M. Daroy 0.4 Α 08-01-2003 Changed J7 to SIP4 Header. M. Daroy Reduced the FLASH Memory Option to just the INTEL Strata M. Daroy 0.5 Α FLASH to avoid the difficulty of routing in PCB CAD Design. U7 and U8 (the entire AMD FLASH Memory Option page) was deleted. 08-21-2003 Released for PCB Fabrication. M. Daroy В 09-26-2003 Added pull-up resistors on the FPGA Configuration signals. M. Daroy 1.0 Added pull-up resistor on the CF Socket Select signal. Added Delay Circuit on the FPGA VCCO inputs for Banks 0, 6 and 7 to implement proper FPGA Power-up Sequence. С 06-23-2004 2.0 Changed resistor values on R15 thru R20 and R89. M. Daroy Deleted C100 and C101. 06-25-2004 Marked the DNI (Do Not Install) Parts for Assembly BOM С 2.1 M. Daroy Added Mounting Hole connection to the Ground Plane.

STREETRACER CPU CARD TITLE PAGE

DWN: Mario Daroy

ENG: Mario Daroy

REV: C DWG. SIZE C

DATE: Friday, June 25, 2004 TITLE StreetRacer CPU Card

SHEET 1 of 10 DWG. No. ST008-01-01B

Vytek Confidential and Proprietary 12670 High Bluff Drive, San Diego CA 92130-2013

Confidentiality Statement
Copyright © 2003, Vytek, Inc.
The information contained in this document is proprietary and confidential information of Vytek, Inc

