Batch: A1 Roll No.: 16010120015

Experiment / assignment / tutorial No. (9)

Grade: AA / AB / BB / BC / CC / CD /DD

Signature of the Staff In-charge with date

TITLE: Study of basic computer organisation and architecture concepts through Virtual lab

AIM: Understanding Virtual Lab concepts

Expected OUTCOME of Experiment: Attaining multiple CO's

Books/ Journals/ Websites referred:

- **1.** Carl Hamacher, Zvonko Vranesic and Safwat Zaky, "Computer Organization", Fifth Edition, TataMcGraw-Hill.
- **2.** William Stallings, "Computer Organization and Architecture: Designing for Performance", Eighth Edition, Pearson.
- **3**. Dr. M. Usha, T. S. Srikanth, "Computer System Architecture and Organization", First Edition, Wiley-India.

Pre Lab/ Prior Concepts:

The main aim of this experiment is to provide remote-access to Labs in various disciplines of Science and Engineering. These Virtual Labs would cater to students at the undergraduate level, post graduate level as well as to research scholars. Also, to enthuse students to conduct experiments by arousing their curiosity. This would help them in learning basic and advanced concepts through remote experimentation. It also provides

a complete Learning Management System around the Virtual Labs where the students can avail the various tools for learning, including additional web-resources, video-lectures, animated demonstrations and self evaluation. We can share costly equipment and resources, which are otherwise available to limited number of users due to constraints on time and geographical distances

Salient Features:

- . 1. Virtual Labs will provide to the students the result of an experiment by one of the following methods (or possibly a combination)
 - Modeling the physical phenomenon by a set of equations and carrying out simulations to yield the result of the particular experiment. This can, at-the-best, provide an approximate version of the 'real-world' experiment.
 - Providing measured data for virtual lab experiments corresponding to the data previously obtained by measurements on an actual system.
 - Remotely triggering an experiment in an actual lab and providing the student the
 result of the experiment through the computer interface. This would entail
 carrying out the actual lab experiment remotely.
- 2. Virtual Labs will be made more effective and realistic by providing additional inputs to the students like accompanying audio and video streaming of an actual lab experiment and equipment.

Observations

Title of Study Experiment: CPU Design

Brief description of experiment under study:

At the top level a computer consists of a CPU (central processing unit), memory, I/O components, with one or more modules of each type. These modules are interconnected in a specific manner to achieve the basic functionality of a computer i.e. executing programs.

Some of the basic features of this architecture are as follows:

- Data and instructions are stored in a single read-write memory.
- The contents of the memory are addressable by location.
- Execution occurs in a sequential manner (unless explicitly specified) from one instruction to the next.

Top level components and interactions among them:

- CPU exchanges data with memory. For this CPU uses two internal resisters.
- 1. Memory address register (MAR) which specifies the address for the next read or write
- 2. Memory buffer register (MBR) which contains the data to be written into memory or receives the data read from memory
- 3. I/O buffer (I/O BR) register is used for the exchange of data between an I/O module and the CPU
- A memory module consists of a set of a locations defined by sequentially numbered addresses. Each location contains a binary number that cam be interpreted as either an instruction or data.
- An I/O module transfers data from external devices to CPU and memory and vice versa.
- The basic function of a computer is to execute a program which consists of a set of instructions stored in the memory. Processing required for a single instruction is called an instruction cycle which consists instruction fetch and instruction execute. A register called program counter (PC) holds the address of the next instruction. Unless told otherwise the processor always increments PC after each instruction fetch so that the next instruction is fetched in sequence. The fetched instruction is fetched into a register called instruction register (IR).

The program controller of digital computer works Synchronously Progressively Asynchronously At random The minimum time delay required between initiation of two successive memory operations is called Transmission time Memory access time Memory access time Fetch Time General purpose internal registers are also called Stack Address register Status register Status register Status register Stratch pad The refreshing rate of dynamic RAMs is approximately once in Fifty milli seconds Two milro seconds Two milro seconds Wicroprogramming is designing of ALU Control unit CPU None of these How many units in a single bus structure can communicate at a time? 4 A single bus structure is found in generally Main frames Super computers Minimand—micro computers High performance machines What is the advantage of memory interfacing? Effective speed of the memory is increased A large memory is obtained The cost of the memory is reduced A volatile memory is reduced The cost of the memory is reduced A volatile memory is reduced The cost of the memory is reduced The cost of the memory is reduced A volatile memory is reduced	The	annually of digital appropriate confidence						
Progresswely Asynchronously At random The minimum time delay required between initiation of two successive memory operations is called Transmission time Memory access time Memory access time Fetch Time General purpose internal registers are also called Stack Address register Stratch pad The refreshing rate of dynamic RAMs is approximately once in Fifty milli seconds Two micro seconds Two micro seconds Two micro seconds Two micro seconds Microprogramming is designing of ALU Control unit CPU None of these How many units in a single bus structure can communicate at a time? 4 3 2 1 1 A single bus structure is found in generally Main frames Super computers Mini-and-micro computers High performance machines What is the advantage of memory interfacing? Effective speed of the memory is increased A large memory is obtained The cost of the memory is reduced								
Asynchronously At random The minimum time delay required between initiation of two successive memory operations is called Transmission time Memory access time Memory cycle time Fetch Time General purpose internal registers are also called Stack Address register Status register Status register Stratch pad The refreshing rate of dynamic RAMs is approximately once in Fifty mills seconds Two micro seconds Two micro seconds Two micro seconds Microprogramming is designing of ALU Control unit CPU None of these How many units in a single bus structure can communicate at a time? 4 3 2 1 A single bus structure is found in generally Main frames Super computers Mini-and-micro computers High performance machines What is the advantage of memory interfacing? Effective speed of the memory is increased A large memory is reduced								
At random The minimum time delay required between initiation of two successive memory operations is called Transmission time Memory access time Memory cycle time Fetch Time General purpose internal registers are also called Stack Address register Status register Status register Stratus pad The refreshing rate of dynamic RAMs is approximately once in Fifty milli seconds Two micro seconds Two micro seconds Two micro seconds Two micro seconds Two more oseconds Two micro seconds Two micro oseconds Two micro seconds Two micro oseconds Two micro osec	Progressiv	ely						
The minimum time delay required between initiation of two successive memory operations is called Transmission time Memory access time Memory access time Fetch Time General purpose internal registers are also called Stack Address register Status register Status register Stratch pad The refreshing rate of dynamic RAMs is approximately once in Fifty milli seconds Two micro seconds Two micro seconds Two micro seconds Microprogramming is designing of ALU CPU None of these How many units in a single bus structure can communicate at a time? 4 3 2 2 1 A single bus structure is found in generally Main frames Super computers Mini-and-micro computers High performance machines What is the advantage of memory is increased A large memory is obtained The cost of the memory is reduced	 Asynchron 	ously						
Transmission time Memory access time Memory cycle time Fetch Time General purpose internal registers are also called Stack Address register Status register Status register Stratch pad The refreshing rate of dynamic RAMs is approximately once in Fifty milli seconds Two micro seconds Two micro seconds Two micro seconds Microprogramming is designing of ALU CPU None of these How many units in a single bus structure can communicate at a time? 4 3 2 2 1 A single bus structure is found in generally Main frames Super computers Mini-and-micro computers High performance machines What is the advantage of memory interfacing? Effective speed of the memory is increased A large memory is obtained The cost of the memory is reduced	At random	OAt random						
Transmission time Memory access time Memory cycle time Fetch Time General purpose internal registers are also called Stack Address register Status register Status register Stratch pad The refreshing rate of dynamic RAMs is approximately once in Fifty milli seconds Two micro seconds Two micro seconds Two micro seconds Microprogramming is designing of ALU CPU None of these How many units in a single bus structure can communicate at a time? 4 3 2 2 1 A single bus structure is found in generally Main frames Super computers Mini-and-micro computers High performance machines What is the advantage of memory interfacing? Effective speed of the memory is increased A large memory is obtained The cost of the memory is reduced								
Memory access time Memory cycle time Fetch Time General purpose internal registers are also called Stack Address register Status register Status register Stratch pad The refreshing rate of dynamic RAMs is approximately once in Fifty milli seconds Two micro seconds Microprogramming is designing of ALU CPU None of these How many units in a single bus structure can communicate at a time? 4 3 9 1 1 A single bus structure is found in generally Main frames Super computers Mini-and-micro computers High performance machines What is the advantage of memory interfacing? Effective speed of the memory is increased A large memory is obtained The cost of the memory is reduced	The minimum time delay required between initiation of two successive memory operations is called							
Memory cycle time Fetch Time General purpose internal registers are also called Stack Address register Status register Stratch pad The refreshing rate of dynamic RAMs is approximately once in Fifty milli seconds Two micro seconds Two micro seconds Microprogramming is designing of ALU Control unit CPU None of these How many units in a single bus structure can communicate at a time? 4 3 3 2 1 1 A single bus structure is found in generally Main frames Super computers Mini-and-micro computers High performance machines What is the advantage of memory interfacing? Effective speed of the memory is increased A large memory is obtained The cost of the memory is reduced	○ Transmission time							
Memory cycle time Fetch Time General purpose internal registers are also called Stack Address register Status register Stratch pad The refreshing rate of dynamic RAMs is approximately once in Fifty milli seconds Two micro seconds Two micro seconds Microprogramming is designing of ALU Control unit CPU None of these How many units in a single bus structure can communicate at a time? 4 3 3 2 1 1 A single bus structure is found in generally Main frames Super computers Mini-and-micro computers High performance machines What is the advantage of memory interfacing? Effective speed of the memory is increased A large memory is obtained The cost of the memory is reduced	Memory a	ccess time						
Fetch Time General purpose internal registers are also called Stack Address register Status register Stratch pad The refreshing rate of dynamic RAMs is approximately once in Fifty milli seconds Two micro seconds Two micro seconds Two micro seconds Microprogramming is designing of ALU Control unit CPU None of these How many units in a single bus structure can communicate at a time? 4 3 3 2 1 1 A single bus structure is found in generally Main frames Super computers Mini-and-micro computers High performance machines What is the advantage of memory interfacing? Effective speed of the memory is increased A large memory is obtained The cost of the memory is reduced								
Stack Address register Status register Stratch pad The refreshing rate of dynamic RAMs is approximately once in Fifty milli seconds Two micro seconds Two micro seconds Two micro seconds Microprogramming is designing of ALU Control unit CPU None of these How many units in a single bus structure can communicate at a time? 4 3 2 1 A single bus structure is found in generally Main frames Super computers Mini-and-micro computers High performance machines What is the advantage of memory interfacing? Effective speed of the memory is increased A large memory is obtained The cost of the memory is reduced								
Stack Address register Status register Stratch pad The refreshing rate of dynamic RAMs is approximately once in Fifty milli seconds Two micro seconds Two micro seconds Two micro seconds Microprogramming is designing of ALU Control unit CPU None of these How many units in a single bus structure can communicate at a time? 4 3 2 1 A single bus structure is found in generally Main frames Super computers Mini-and-micro computers High performance machines What is the advantage of memory interfacing? Effective speed of the memory is increased A large memory is obtained The cost of the memory is reduced	Ceneral nurn	oce internal registers are also called						
Address register Status register Stratch pad The refreshing rate of dynamic RAMs is approximately once in Fifty milli seconds Two micro seconds Two micro seconds Two micro seconds Two micro seconds Microprogramming is designing of ALU Control unit CPU None of these How many units in a single bus structure can communicate at a time? 4 3 8 2 1 A single bus structure is found in generally Main frames Super computers High performance machines What is the advantage of memory interfacing? Effective speed of the memory is increased A large memory is obtained The cost of the memory is reduced		ose internal registers are also canea						
Status register Scratch pad The refreshing rate of dynamic RAMs is approximately once in Fifty milli seconds Two micro seconds Two milli seconds Two micro seconds Microprogramming is designing of ALU Control unit CPU None of these How many units in a single bus structure can communicate at a time? 4 3 6 2 1 A single bus structure is found in generally Main frames Super computers High performance machines What is the advantage of memory interfacing? Effective speed of the memory is increased A large memory is obtained The cost of the memory is reduced								
Scratch pad The refreshing rate of dynamic RAMs is approximately once in Fifty milli seconds Two micro seconds Two micro seconds Two micro seconds Microprogramming is designing of ALU Control unit CPU None of these How many units in a single bus structure can communicate at a time? 4 3 9 2 1 A single bus structure is found in generally Main frames Super computers Mini-and-micro computers High performance machines What is the advantage of memory interfacing? Effective speed of the memory is increased A large memory is obtained The cost of the memory is reduced								
The refreshing rate of dynamic RAMs is approximately once in Fifty milli seconds Two micro seconds T								
Fifty milli seconds Two micro seconds Two milli seconds Two milli seconds Two micro seconds Microprogramming is designing of ALU Control unit CPU None of these How many units in a single bus structure can communicate at a time? 4 3 8 2 1 A single bus structure is found in generally Main frames Super computers Mini-and-micro computers High performance machines What is the advantage of memory interfacing? Effective speed of the memory is increased A large memory is obtained The cost of the memory is reduced	O Scratch pa	d						
Fifty milli seconds Two micro seconds Two milli seconds Two milli seconds Two micro seconds Microprogramming is designing of ALU Control unit CPU None of these How many units in a single bus structure can communicate at a time? 4 3 8 2 1 A single bus structure is found in generally Main frames Super computers Mini-and-micro computers High performance machines What is the advantage of memory interfacing? Effective speed of the memory is increased A large memory is obtained The cost of the memory is reduced	The refreshir	ng rate of dynamic RAMs is approximately once in						
Two micro seconds Two milli seconds Two milli seconds Two micro seconds Microprogramming is designing of ALU Control unit CPU None of these How many units in a single bus structure can communicate at a time? 4 3 8 2 1 A single bus structure is found in generally Main frames Super computers Mini-and-micro computers High performance machines What is the advantage of memory interfacing? Effective speed of the memory is increased A large memory is obtained The cost of the memory is reduced								
Two milli seconds Two micro seconds Microprogramming is designing of ALU Control unit CPU None of these How many units in a single bus structure can communicate at a time? 4 3 2 1 A single bus structure is found in generally Main frames Super computers Mini-and-micro computers High performance machines What is the advantage of memory interfacing? Effective speed of the memory is increased A large memory is obtained The cost of the memory is reduced								
Two micro seconds Microprogramming is designing of ALU © Control unit CPU None of these How many units in a single bus structure can communicate at a time? 4 3 9 2 1 1 A single bus structure is found in generally Main frames Super computers Mini-and-micro computers High performance machines What is the advantage of memory interfacing? Effective speed of the memory is increased A large memory is obtained The cost of the memory is reduced								
Microprogramming is designing of ALU Control unit CPU None of these How many units in a single bus structure can communicate at a time? 4 3 2 1 A single bus structure is found in generally Main frames Super computers Mini-and-micro computers High performance machines What is the advantage of memory interfacing? Effective speed of the memory is increased A large memory is obtained The cost of the memory is reduced								
ALU CONTROL UNIT CPU None of these How many units in a single bus structure can communicate at a time? 4 3 8 2 1 A single bus structure is found in generally Main frames Super computers Mini-and-micro computers High performance machines What is the advantage of memory interfacing? Effective speed of the memory is increased A large memory is obtained The cost of the memory is reduced	O I wo micro	seconds						
ALU CONTROL UNIT CPU None of these How many units in a single bus structure can communicate at a time? 4 3 8 2 1 A single bus structure is found in generally Main frames Super computers Mini-and-micro computers High performance machines What is the advantage of memory interfacing? Effective speed of the memory is increased A large memory is obtained The cost of the memory is reduced	Microprogram	nmina is designing of						
© Control unit CPU None of these How many units in a single bus structure can communicate at a time? 4 3 © 2 0 1 A single bus structure is found in generally Main frames Super computers Mini-and-micro computers High performance machines What is the advantage of memory interfacing? Effective speed of the memory is increased A large memory is obtained The cost of the memory is reduced								
CPU None of these How many units in a single bus structure can communicate at a time? 4 3 2 1 A single bus structure is found in generally Main frames Super computers Mini-and-micro computers High performance machines What is the advantage of memory interfacing? Effective speed of the memory is increased A large memory is obtained The cost of the memory is reduced		it .						
None of these How many units in a single bus structure can communicate at a time? 4 3 8 2 01 A single bus structure is found in generally Main frames Super computers High performance machines What is the advantage of memory interfacing? Effective speed of the memory is increased A large memory is obtained The cost of the memory is reduced	- CPII							
How many units in a single bus structure can communicate at a time? 4 3 6 2 1 A single bus structure is found in generally Main frames Super computers Mini-and-micro computers High performance machines What is the advantage of memory interfacing? Effective speed of the memory is increased A large memory is obtained The cost of the memory is reduced								
o 4 o 3 o 2 o 1 A single bus structure is found in generally o Main frames Super computers o Mini-and-micro computers High performance machines What is the advantage of memory interfacing? o Effective speed of the memory is increased o A large memory is obtained The cost of the memory is reduced	O Notice of th	ese						
o 4 o 3 o 2 o 1 A single bus structure is found in generally o Main frames Super computers o Mini-and-micro computers High performance machines What is the advantage of memory interfacing? o Effective speed of the memory is increased o A large memory is obtained The cost of the memory is reduced								
3 2 01 A single bus structure is found in generally Main frames Super computers Mini-and-micro computers High performance machines What is the advantage of memory interfacing? Effective speed of the memory is increased A large memory is obtained The cost of the memory is reduced		nits in a single bus structure can communicate at a time?						
a single bus structure is found in generally Main frames Super computers Mini-and-micro computers High performance machines What is the advantage of memory interfacing? Effective speed of the memory is increased A large memory is obtained The cost of the memory is reduced								
A single bus structure is found in generally Main frames Super computers Mini-and-micro computers High performance machines What is the advantage of memory interfacing? Effective speed of the memory is increased A large memory is obtained The cost of the memory is reduced	\circ_3							
A single bus structure is found in generally Main frames Super computers Mini-and-micro computers High performance machines What is the advantage of memory interfacing? Effective speed of the memory is increased A large memory is obtained The cost of the memory is reduced	2							
Main frames Super computers Mini-and-micro computers High performance machines What is the advantage of memory interfacing? Effective speed of the memory is increased A large memory is obtained The cost of the memory is reduced	\circ 1							
Main frames Super computers Mini-and-micro computers High performance machines What is the advantage of memory interfacing? Effective speed of the memory is increased A large memory is obtained The cost of the memory is reduced	A single bus	structure is found in generally						
Super computers Mini-and-micro computers High performance machines What is the advantage of memory interfacing? Effective speed of the memory is increased A large memory is obtained The cost of the memory is reduced								
Mini-and-micro computers High performance machines What is the advantage of memory interfacing? Effective speed of the memory is increased A large memory is obtained The cost of the memory is reduced	0							
What is the advantage of memory interfacing? © Effective speed of the memory is increased A large memory is obtained The cost of the memory is reduced								
What is the advantage of memory interfacing? © Effective speed of the memory is increased O A large memory is obtained The cost of the memory is reduced								
 Effective speed of the memory is increased A large memory is obtained The cost of the memory is reduced 	O High perfo	ormance machines						
A large memory is obtained The cost of the memory is reduced	What is the a	dvantage of memory interfacing?						
A large memory is obtained The cost of the memory is reduced								
The cost of the memory is reduced	© Ellective s							
	0	emory is obtained						
	A large m							

• The technique which repeatedly uses the same block of internal storage during different stage of problem is

• During read operation what is fetched by the CPU?

Only instruction
Only data
Only address
All of the above

called
Swapping
overlapping
Overlay
None of these

in a computer,	the larger RAM inc	reases the speed	, because it reduc	es	
Disk I/Os					
Need for ex	ernal memory				
Need for a o	ata-wide path				
None of the					

Post Lab Descriptive Questions

1. What are the applications of the virtual lab case study / tool reviewed by you?

Applications of CPU:

The uses of the CPU are many and include performing calculations, running programs, and so on. ... The RAM sends many instructions to the CPU – which decodes the instructions and then processes these instructions and delivers the output based. All Computers Have CPUs. You will find a CPU in every electronic device.

Conclusion:

From this experiment, we learnt about the CPU and its components which mainly consist of registers, arithmetic and logic unit (ALU), Control Unit.

Date: 8.11.2021 Signature of faculty in-charge