JoshuaReed

Aspiring Electrical and Computer Engineer

Contact

(971)275-5001 reedjosh@ oregonstate.edu

Sites

GitHub: reedjosh LinkedIn: joshuadreed

Languages

Python, C, C++, VHDL, System Verilog, TCL, Bash, LATEX

Hardware Skills

FPGA and Microcontroller System Design, Lab Tool Usage, Basic Analog Signal and Power Supply Design, Schematic and PCB Design

Software Skills

Version Control, QA Concepts, Object Oriented Programming, Vim, Unix, Command Line Utilities

Others

Troubleshooting and Problem Solving, Communication, Teamwork

Education

B.Sc., Electrical and Computer Engineering

Oregon State University Graduation: June, 2017 Current GPA: 3.47

Experience

Intern Technical Marketing Engineer

Mentor Graphics

June-November, 2016

- Created a regression test generation program which converts arbitrary graphs in node neighbor format to usable input for Mentor's Calibre tools.
- Reproduced a customer bug using the test generation program I wrote without the customer's proprietary data.
- Used the test generation program for black box random and corner case testing.

Digital Design Teaching Assistant

Oregon State University

Spring, 2016

- Designed volt-meter final lab project framework. This was written in System Verilog targeting a Lattice FPGA and communicated with an external ADC via SPI.
- Designed and delivered lectures on topics such as Karnaugh Maps, Registers, and System Verilog.

Internship Design Engineer

Garmin AT

March-September, 2015

- Redesigned an aerial reciever's signal demodulation logic acheiving a 60% reduction of logic usage while implementing new VHDL standards to develop cleaner, more abstracted and extensible code.
- Wrote a script which troubleshoots and decodes USB communications given voltage readings in CSV format.
- Created a script which generates a top down VHDL project compilation order given only the project source files.
- Built a circuit that multiplexes display signals and provides a controlled current source for the devices backlight.

Electrical Fundimentals Teaching Assistant

Oregon State University

Winter, 2015

- Lectured for weekly recitations on topics such as nodal and mesh analysis and thevenin and norton equivalencies.
- · Created and graded weekly guizes.

- Guided lab sessions twice per week focusing on topics such as logic gates, Verilog, and block diagrams.
- · Graded all student lab projects for the term.

Projects

Senior Design High Field Pulse Magnet

- Worked in a three person team to build a high field pulse magnet.
- Pulse magnet successfuly generated a field in excess of 20 MW and crushed quarters to the size of a dime using this massive magnetic field.
- Responsible for oversized voltage display, PCB, and safety power indicator.

VLSI System Design Course Projects

- Worked with senior instructor Roger Traylor to integrate an Altera FPGA into OSU's VLSI System Design course.
- Created a PLL LED demo project, lectured on PLL implementation, of which the screencapture is still linked from the course website today.
- Built sine wave generator utilizing the FPGAs internal rom.