
Another popular serial peripheral interface bus

- -More flexible than SPI
- -Master and slave modes supported
- -7-bit slave address
- -400khz data xfer speed
- -Bidirectional, open-drain bus (device pulls down, resistors pull up)
- -Two wires, SCL (clock) and SDA (data)



Typical TWI bus configuration


#### A TWI transmission consists of

- -A Start condition
- -An address packet consisting of
  - -Read/Write indication and
  - -Slave acknowledge, (SLA+RW)
- -One or more data packets
- -a Stop condition

A *Start* condition initiates a transmission by a master.


Between *Start* and *Stop* conditions, the bus is busy and no other masters should try to initiate a transfer.

A Start condition is signaled by a falling edge of SDA while SCL is high.




#### Address packet

- -Address packet is 9 bits long
  - -MSB first
  - -Address "000 0000" is reserved for broadcast mode
- -7 address bits (driven by master)
  - -1 read/write control bit (driven by master)
  - -1 acknowledge bit (driven by addressed slave)




#### Data packet

- -All data packets are 9 bits long
  - -MSB first
  - -One data byte plus an acknowledge
- -During a transfer, Master generates SCL, Receiver acknowledges
- -Acknowledge (ACK): Slave pulls down SDA in the 9<sup>th</sup> SCL cycle
- -Not Acknowledge (NACK): Slave does not pull down SDA in 9<sup>th</sup> cycle




#### STOP condition

- -A Stop condition completes a transmission by a master.
- -A Stop condition is signaled by a rising edge of SDA while SCL is high.



#### Special cases

-A Repeated Start occurs when the master initiates a new transfer without relinquishing control of the bus. Otherwise, this is just like another *Start*.



- -Clock stretching: If a Master is issuing a clock that is too fast, the Slave can extend the clock by extending the low period of SCL.
- -Multiple packets: Several data bytes may be sent between *SLA+RW* and Stop conditions.

### TWI Registers

- -TWBR (bit rate register)
  - -Controls the period of SCL when the TWI module is operating in Master mode
- -TWAR (address register)
  - -Used when TWI module is receiving data to identify its address.
- -TWCR (control register)
  - -Controls operation of the TWI unit
  - -Used to generate START, STOP, ACK pulse
  - -Also enables TWI operation including interrupt enables
- -TWSR (status register)
  - -Reflects the status of the TWI logic bus via codes.
  - -Holds the prescale value for the TWI SCL pulse generator
- -TWDR (data register)
  - -In transmit mode, it holds the data to send
  - -In receive mode, it holds the data received


### TWI Interrupts

- -The TWINT flag in the control register must be cleared by SW -it is not cleared by the ISR like other interrupt sources
- -TWINT indicates that software needs to take care of something on the TWI bus.
- -One cycle after TWINT asserts, TWSR will hold a status code identifying the event that caused the interrupt.
- -While TWINT is set, SCL is stretched low and the TWI bus is stalled to allow software time to take care of business.
- -When TWINT is reset, the bus begins operations again.
- -When TWAR, TWSR or TWDR are changed, TWINT must be logic "1".


### TWI Interrupts (cont)

- -TWINT is set when the TWI unit:
  - -finishes sending a *Start/Repeated Start*
  - -finishes sending a *SLA+RW*
  - -finishes sending an address byte
  - -looses arbitration
  - -has been addressed by its slave address or a general call
  - -has received a data byte
  - -receives a Stop or Repeated Start while being addressed as a slave
  - -has a bus error do to illegal Start or Stop conditions
- -TWINT is not set after the TWI unit:
  - -sends the STOP condition

### Using TWI (assuming its enabled)



#### A typical TWI device:



The device is address according to the manufacturers fixed address plus the address pin.

Part Number	Address Pin	Device Address
LM73-0	Float	1001 000
	Ground	1001 001
	$V_{DD}$	1001 010
LM73-1	Float	1001 100
	Ground	1001 101
	$V_{DD}$	1001 110


The pointer register is used to read or write the other registers.

Writing to the chip is sometimes a two step process. But, the LM73 pointer register remembers the last pointed to register.


### LM73: one byte write

- -send device address
- -send pointer address
- -send data value to register

P7	P6	P5	P4	P3	P2	P1	P0	
0	0	0	0	0	Reg	jister Se	elect	
Bits	Nam	Name Description						
7:3	Not U	Not Used Register Select			Must write zeros only.  Pointer address. Points to desired register. See table below.			
2:0	Regis							
P2	P1	P0	REGISTER (Note 13)					
0	0	0	Temperature					
0	0	1	Configuration					
0	1	0	T <sub>HIGH</sub>					
0	1	1	T <sub>LOW</sub>					
1	0	0	Control / Status					
1	1	1	Identification					



LM73: two byte read with preset pointer



#### Gotcha's with the LM73:

		IPULL-UP ≥ 0 IIIA		
t <sub>TIMEOUT</sub>	SMBDAT and SMBCLK Time Low for Reset of		15	ms (min)
	Serial Interface (Note 11)		45	ms (max)

Don't take a long time doing stuff while TWINT is asserted.

	SIVIBOLIN HIGH TO SIVIBDAT LOW				
t <sub>BUF</sub>	SMBus Free Time Between Stop and Start Conditions		1.2	μs (min)	
-	D O D . T (N			, ,	

You may need a short pause between *stop* an *start* conditions. When using 400khz clock, I didn't. I did with slower clocks!

TWI coding

Strongly suggest using twi.h: #include <utils/twi.h>

The #defines there will help make your code readable.

### TWI coding

Strongly suggest using your own defines too:

```
//LM73 Addresses on the I2C bus
//Using LM73-0, address pin floating (datasheet pg. 9)
#define LM73 ADDRESS 0x90
#define LM73 WRITE (LM73 ADDRESS
                                   TW WRITE) //LSB is a zero to write
#define LM73 READ (LM73 ADDRESS
                                   TW READ) //LSB is a one to read
//define the codes for actions to occur
#define TWCR START 0xA4 //send start condition
#define TWCR STOP 0x94 //send stop condition
#define TWCR RACK 0xC4 //receive byte and return ack to slave
#define TWCR RNACK
                    0x84 //receive byte and return nack to slave
#define TWCR SEND
                    0x84 //pokes the TWINT flag in TWCR and TWEN
#define LM73 PTR TEMP
                                    //LM73 temperature address
                              0 \times 00
#define LM73 PTR CONFIG
                              0 \times 01
                                    //LM73 configuration address
#define LM73 PTR CTRL STATUS 0x04
                                    //LM73 ctrl and stat register
```

TWI coding
Strongly suggest well structured code with inline debug as needed:

```
//send start condition
TWCR = TWCR START;
while(!(TWCR & (1<<TWINT))){} //wait for start condition to transmit
if(!(TW_STATUS == TW_START)){
  string2lcd(error1); return(1);}//check start status
                                //send device addr, write bit set
TWDR = LM73 WRITE;
TWCR = TWCR SEND;
                                //poke TWINT to send address
while(!(TWCR & (1<<TWINT))){} //wait for LM73 address to go out
if(TW_STATUS != TW_MT_SLA_ACK){
  string2lcd(error2); return(1);}//check status reg for SLA+W ACK
                                //send pointer address to LM73
TWDR = LM73 PTR TEMP;
TWCR = TWCR SEND;
                                 //poke TWINT to send address
while(!(TWCR & (1<<TWINT))){}
                                //wait for LM73 data byte 1 to go out
if(TW_STATUS != TW_MT_DATA_ACK){
  string2lcd(error3); return(1); } //check ack status
                                 //finish transaction
TWCR = TWCR STOP;
return(0);
                                  //return success value
```

Reading the temperature is a bit funny...

```
uint8_t rd_temp(){
                              //send start condition
  TWCR = TWCR START;
  TWDR = LM73 READ;
                              //send device addr, read bit set
  TWCR = TWCR RACK;
                                   //receive data byte, return ACK
 while(!(TWCR & (1<<TWINT))){} //wait for data byte to come in
  if(TW_STATUS != TW_MR_DATA_ACK){return(1);} //byte 1 read failure
  lm73 temp high = TWDR;
                                   //store temp high byte
  TWCR = TWCR RNACK;
                                    //recv temp low byte, return NACK
 while(!(TWCR & (1<<TWINT))){}
                                   //wait for data byte to come in
  if(TW_STATUS != TW_MR_DATA_NACK){return(1);} //byte 2 read failure
  lm73 temp low = TWDR;
                                    //store temp low byte
  TWCR = TWCR STOP;
                                    //conclude transaction
 return(0);
                                    //return success value
```