```
2 // Author: Kareem Waseem
3 // Course: Digital Verification using SV & UVM
4 //
5 // Description: FIFO Design
6 //
module FIFO(FIFO_if.DUT fifoIF);
9
       Logic [fifoIF.FIFO_WIDTH-1:0] data_in, data_out;
10
       Logic wr en, rd en, rst n, full, empty, almostfull, almostempty, wr ack, overflow, underflow;
11
12
       assign clk
                             = fifoIF.clk;
13
      assign rst n
                           = fifoIF.rst n;
14
                    = fifoIF.wr_en;
       assign wr_en
15
                    = fifoIF.rd_en;
       assign rd en
16
17
       assign data_in = fifoIF.data_in;
       assign fifoIF.full = full;
18
      assign fifoIF.empty
                         = empty;
19
      assign fifoIF.almostfull = almostfull;
20
       assign fifoIF.almostempty = almostempty;
21
      assign fifoIF.wr_ack
                             = wr_ack;
22
       assign fifoIF.overflow
                            = overflow;
23
       assign fifoIF.underflow
                            = underflow;
24
       assign fifoIF.data_out
                             = data out;
25
26
       Localparam max_fifo_addr = $clog2(fifoIF.FIFO_DEPTH);
27
28
       reg [fifoIF.FIFO_WIDTH-1:0] mem [fifoIF.FIFO_DEPTH-1:0];
29
30
       reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
31
       reg [max_fifo_addr:0] count;
32
33
       always @(posedge clk or negedge rst_n) begin
34
          if (!rst_n) begin
35
             wr ptr <= 0;
36
```

```
37
             end
38
             else if (wr_en && (count < fifoIF.FIFO_DEPTH)) begin
                 mem[wr_ptr] <= data_in;</pre>
39
40
                 wr_ack <= 1;
                 wr_ptr <= wr_ptr + 1;
41
42
             end
             else begin
43
                 wr ack <= 0;
44
                 if (full & wr_en)
45
                     overflow <= 1;
46
47
                 eLse
48
                     overflow <= 0;
49
             end
50
         end
51
         always @(posedge clk or negedge rst_n) begin
52
             if (!rst_n) begin
53
                 rd_ptr <= 0;
54
55
             end
             else if (rd_en && count != 0) begin
56
57
                 data_out <= mem[rd_ptr];</pre>
                 rd_ptr <= rd_ptr + 1;
58
59
             end
60
         end
61
62
         always @(posedge clk or negedge rst_n) begin
             if (!rst_n) begin
63
                 count <= 0;
64
65
             end
             else begin
66
67
                 if (({wr_en, rd_en} == 2'b10) && !full)
                     count <= count + 1;</pre>
68
                 else if ( ({wr_en, rd_en} == 2'b01) && !empty)
69
70
                     count <= count - 1;</pre>
71
             end
72
         end
```

```
74
         assign full = (count == fifoIF.FIFO_DEPTH)? 1 : 0;
         assign empty = (count == 0)? 1 : 0;
 75
         assign underflow = (empty && rd_en)? 1 : 0;
 76
         assign almostfull = (count == fifoIF.FIFO_DEPTH-2)? 1 : 0;
 77
         assign almostempty = (count == 1)? 1 : 0;
 78
 79
 80
         /* ASSERTIONS */
         `ifdef SIM
 81
         property reset;
 82
             @(posedge clk)
 83
             !rst_n /-> (!count && !rd_ptr && !wr_ptr)
 84
         endproperty
 85
 86
         property full_flag;
 87
             @(posedge clk)
 88
              (count == fifoIF.FIFO_DEPTH) /-> full;
 89
         endproperty
 90
 91
 92
         property empty_flag;
             @(posedge clk)
 93
             !count /-> empty;
 94
 95
         endproperty
 96
 97
         property almostfull_flag;
             @(posedge clk)
 98
              (count == fifoIF.FIFO DEPTH-2) /-> almostfull;
 99
         endproperty
100
101
         property almostempty_flag;
102
103
             @(posedge clk)
              (count == 1) /-> almostempty;
104
         endproperty
105
106
107
         property overflow_flag;
             @(posedge clk)
108
             (full & wr en) /=> overflow:
109
```

```
@(posedge clk)
108
              (full & wr_en) /=> overflow;
109
110
         endproperty
111
         property underflow_flag;
112
             @(posedge clk)
113
              (empty && rd_en) /-> underflow;
114
115
         endproperty
116
         property wrAck_flag;
117
             @(posedge clk)
118
119
              (wr en && (count < fifoIF.FIFO DEPTH)) /=> wr ack;
         endproperty
120
121
122
         assert property(reset);
         assert property(full_flag);
123
124
         assert property(empty_flag);
         assert property(almostfull_flag);
125
         assert property(almostempty_flag);
126
         assert property(overflow_flag);
127
         assert property(underflow flag);
128
         assert property(wrAck flag);
129
130
131
         cover property(reset);
132
         cover property(full_flag);
133
         cover property(empty_flag);
         cover property(almostfull_flag);
134
         cover property(almostempty_flag);
135
         cover property(overflow_flag);
136
         cover property(underflow_flag);
137
         cover property(wrAck_flag);
138
          endif
139
140
141
```

```
import FIFO trans::*;
   import FIFO cvg::*;
   import FIFO scrbrd::*;
    import shared pkg::*;
4
 5
6
    module FIFO tb (FIFO if.TEST fifoIF);
7
8
       Localparam TESTS = 100;
9
10
       Logic [fifoIF.FIFO_WIDTH-1:0] data_in, data_out;
       Logic wr_en, rd_en, rst_n, full, empty, almostfull,
11
12
             almostempty, wr ack, overflow, underflow;
13
14
       assign clk
                                  = fifoIF.clk;
15
       assign full
                                  = fifoIF.full;
16
       assign empty
                         = fifoIF.empty;
       assign almostfull = fifoIF.almostfull;
17
       assign almostempty = fifoIF.almostempty;
18
       assign wr ack
                              = fifoIF.wr ack;
19
                              = fifoIF.overflow;
20
       assign overflow
                              = fifoIF.underflow;
       assign underflow
21
22
       assign data out
                              = fifoIF.data out;
       assign fifoIF.rst n
23
                                  = rst n;
24
       assign fifoIF.wr en
                                  = wr en;
       assign fifoIF.rd en
25
                                  = rd en;
26
       assign fifoIF.data in
                                  = data in;
27
       FIFO transaction F_rand = new;
28
29
30
       initial begin
           rst n = 0;
31
```

```
30
        initial begin
31
            rst n = 0;
32
            #20 rst n = 1;
33
34
            for(int i=0;i<TESTS;i++) begin</pre>
                assert(F_rand.randomize());
35
36
                @(negedge clk);
37
                rst_n = F_rand.rst_n; wr_en = F_rand.wr_en; rd_en = F_rand.rd_en;
38
                data_in = F_rand.data in;
39
            end
40
41
            test finished = 1;
42
        end
43
    endmodule : FIFO tb
44
```

```
package shared_pkg;

int error_count = 0;

int correct_count = 0;

bit test_finished = 0;
```

endpackage : shared_pkg

```
1
    package FIFO trans;
 2
 3
        parameter FIFO WIDTH = 16;
 4
        parameter FIFO DEPTH = 8;
 5
        class FIFO transaction;
 6
            /* Defining the Design I/O as Class Properties */
 7
            rand bit [FIFO WIDTH-1:0] data in;
 8
            rand bit wr_en, rd_en, rst_n;
 9
            bit full, empty, almostfull, almostempty, wr_ack, overflow, underflow;
10
11
            bit [FIFO_WIDTH-1:0] data out;
12
13
            int WR EN ON DIST = 70, RD EN ON DIST = 30;
14
15
            /* Constraint Blocks */
16
            constraint rstConstr {
                rst n dist \{0 := 4, 1 := 96\};
17
18
19
            constraint wrEnable {
20
21
                wr_en dist {1 := WR_EN_ON_DIST, 0 := 100-WR_EN_ON_DIST};
22
23
            constraint rdEnable {
24
                rd en dist {1 := RD EN ON DIST, 0 := 100-RD EN ON DIST};
25
26
27
28
        endclass : FIFO_transaction
29
```

```
package FIFO_cvg;
 2
        import FIFO_trans::*;
        class FIFO_coverage;
 3
 4
            FIFO_transaction F_cvg_Txn = new();
 5
 6
            function void sample_data(input FIFO_transaction F_txn);
 7
                 F_{cvg}Txn = F_{txn};
 8
                cg.sample;
 9
            endfunction : sample_data
10
            covergroup cg();
11
12
               write_en_cp:
                                 coverpoint F_cvg_Txn.wr_en;
               read_en_cp:
                                 coverpoint F_cvg_Txn.rd_en;
13
14
               full_cp:
                                 coverpoint F_cvg_Txn.full;
15
                                coverpoint F_cvg_Txn.empty;
               empty_cp:
                                 coverpoint F_cvg_Txn.almostfull;
16
               almostFull_cp:
               almostEmpty_cp:
                                coverpoint F_cvg_Txn.almostempty;
17
               overflow_cp:
18
                                 coverpoint F_cvg_Txn.overflow;
               underflow_cp:
                                 coverpoint F_cvg_Txn.underflow;
19
20
               ack_cp:
                                 coverpoint F_cvg_Txn.wr_ack;
21
22
               full_cross:
                                 cross write en cp, read en cp, full cp;
                                 cross write_en_cp, read_en_cp, empty_cp;
               empty_cross:
23
24
               almostF cross:
                                 cross write_en_cp, read_en_cp, almostFull_cp;
               almostE_cross:
25
                                 cross write_en_cp, read_en_cp, almostEmpty_cp;
26
               ovf cross:
                                 cross write_en_cp, read_en_cp, overflow_cp;
               undf cross:
                                 cross write_en_cp, read_en_cp, underflow_cp;
27
28
               ack_cross:
                                 cross write_en_cp, read_en_cp, ack_cp;
29
            endgroup : cg
30
31
            function new ();
32
                cg = new;
            endfunction : new
33
34
        endclass : FIFO_coverage
35
36
```

endpackage : FIFO_cvg

```
package FIFO_scrbrd;
        import FIFO trans::*;
 2
        import shared_pkg::*;
 3
 4
        class FIFO scoreboard;
 5
 6
            Logic [FIFO WIDTH-1:0] data out ref;
 7
            Logic full ref, empty_ref, almostfull_ref, almostempty_ref, wr_ack_ref, overflow_ref, underflow_ref;
 8
 9
10
            function void check data (input FIFO transaction F chk);
                reference_model(F_chk);
11
12
                $display(" \n");
13
14
                if(F chk.data out != data out ref) begin
15
                     error count++;
16
                     $display("Data Out Error\nExpected: %h\nGot: %h", data_out_ref, F_chk.data_out, $time());
17
                end
18
19
                else
                     correct count++;
20
21
22
                if(F_chk.full != full_ref) begin
23
                     error count++;
                     $display("Full Error\nExpected: %h\nGot: %h", full_ref, F_chk.full, $time());
24
                end
25
                else
26
                     correct count++;
27
28
                if(F_chk.empty != empty_ref) begin
29
                     error count++;
30
                     $display("Empty Error", $time());
31
32
                end
                else
33
```

```
else
33
34
                     correct_count++;
35
                 if(F chk.almostfull != almostfull ref) begin
36
                     error count++;
37
                     $display("Almost Full Error", $time());
38
                 end
39
40
                 else
                     correct_count++;
41
42
                 if(F_chk.almostempty != almostempty_ref) begin
43
                     error count++;
44
                     $display("Almost Empty Error", $time());
45
46
                 end
                 else
47
48
                     correct count++;
49
                 if(F_chk.overflow != overflow_ref) begin
50
                     error_count++;
51
52
                     $display("Overflow Error", $time());
53
                 end
54
                 else
55
                     correct count++;
56
                 if(F_chk.underflow != underflow_ref) begin
57
                     error_count++;
58
                     $display("Underflow Error", $time());
59
60
                 end
                 else
61
62
                     correct_count++;
63
                 if(F_chk.wr_ack != wr_ack_ref) begin
64
65
                     error count++;
```

```
64
                 if(F_chk.wr_ack != wr_ack_ref) begin
65
                     error count++;
                     $display("Write Ack Error", $time());
66
67
                 end
                else
68
                     correct count++;
69
            endfunction : check_data
70
71
            function void reference_model (input FIFO_transaction F_chk_ref);
72
73
                 int wr_ptr, rd_ptr;
                 int count;
74
75
                 bit [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
76
                fork
77
78
                     begin
                         if (!F_chk_ref.rst_n)
79
                             wr_ptr = 0;
80
                         else if (F_chk_ref.wr_en && count < FIFO_DEPTH) begin
81
                             mem[wr_ptr] = F_chk_ref.data_in;
82
                             wr_ack_ref = 1;
83
84
                             wr_ptr = wr_ptr + 1;
85
                         end
                         else begin
86
87
                             wr_ack_ref = 0;
                             if (full_ref & F_chk_ref.wr_en)
88
                                 overflow ref = 1;
89
                             else
90
                                 overflow ref = 0;
91
92
                         end
93
                     end
94
95
                     begin
                         if (!F chk ref.rst n)
96
```

```
95
                     begin
 96
                          if (!F chk ref.rst n)
                              rd ptr = 0;
 97
                          else if (F chk ref.rd en && count != 0) begin
 98
                              data_out_ref = mem[rd_ptr];
 99
                              rd_ptr = rd_ptr + 1;
100
101
                          end
102
                      end
103
                      /**************/
104
105
106
                      begin
107
                          if (!F_chk_ref.rst_n) begin
108
                              count = 0;
                         end
109
110
                          else begin
                              if (({F_chk_ref.wr_en, F_chk_ref.rd_en} == 2'b10) && !full_ref)
111
112
                                  count = count + 1;
                              else if ( ({F_chk_ref.wr_en, F_chk_ref.rd_en} == 2'b01) && !empty_ref)
113
                                  count = count - 1;
114
115
                          end
116
                     end
                 join
117
118
                 full_ref = (count == FIFO_DEPTH)? 1 : 0;
119
                 empty ref = (count == 0)? 1 : 0;
120
                 underflow_ref = (empty_ref && F_chk_ref.rd_en)? 1 : 0;
121
                 almostfull ref = (count == FIFO DEPTH-2)? 1 : 0;
122
                 almostempty ref = (count == 1)? 1 : 0;
123
124
125
             endfunction : reference_model
         endclass : FIFO_scoreboard
126
     endpackage : FIFO scrbrd
127
```

```
interface FIFO_if(
        input bit clk
 2
 3
 4
 5
        parameter FIFO_WIDTH = 16;
 6
        parameter FIFO DEPTH = 8;
 8
        Logic [FIFO WIDTH-1:0] data in, data out;
 9
        Logic wr_en, rd_en, rst_n, full, empty, almostfull, almostempty, wr_ack, overflow, underflow;
10
11
        modport DUT (input data_in, clk, wr_en, rd_en, rst_n,
                     output data_out, full, empty, almostfull, almostempty, wr_ack, overflow, underflow);
12
13
        modport TEST (input clk, data_out, full, empty, almostfull, almostempty, wr_ack, overflow, underflow,
14
15
                      output wr_en, rd_en, rst_n, data_in);
16
17
        modport MONITOR (input data_in, data_out, wr_en, rd_en, clk, rst_n, full, empty, almostfull,
                         almostempty, wr_ack, overflow, underflow);
18
19
```

endinterface

20

```
module FIFO_top ();
        /* Clock Generation */
 3
        bit clk;
 4
        initial begin
 5
            clk = 0;
 6
            forever
                #1 clk = \sim clk;
 8
9
        end
10
        /* Interface Instantiation */
11
        FIFO_if FIFOif(clk);
12
13
        /* DUT Instantiation */
14
15
        FIFO DUT(FIFOif);
16
        /* Testbench Instantiation */
17
        FIFO_tb dutTB(FIFOif);
18
19
        /* Monitor Instantiation */
20
        FIFO_monitor mon(FIFOif);
21
22
        // /* Assertions Binding to the Design */
23
        // bind FIFO FIFO_assertions fifo_assert(FIFOif);
24
25
26
```


endmodule : FIFO_top


```
import FIFO_trans::*;
    import FIFO_cvg::*;
    import FIFO_scrbrd::*;
    import shared_pkg::*;
5
6
    module FIFO monitor (FIFO if.MONITOR fifoIF);
7
8
        Logic clk;
        assign clk = fifoIF.clk;
9
10
11
        FIFO_transaction obj_trans;
12
        FIFO_coverage obj_cvg;
        FIFO scoreboard obj scr;
13
14
15
        initial begin
16
            obj trans = new;
17
            obj cvg = new;
            obj scr = new;
18
            forever @(negedge clk) begin
19
                obj trans.rst n
20
                                         = fifoIF.rst n;
                                        = fifoIF.wr_en;
21
                obj trans.wr en
22
                obj trans.rd en
                                         = fifoIF.rd en;
23
                obj_trans.data_in
                                         = fifoIF.data in;
                obj trans.full
24
                                         = fifoIF.full;
25
                obj trans.empty
                                         = fifoIF.empty;
                                         = fifoIF.almostfull;
26
                obj trans.almostfull
                obj trans.almostempty
                                         = fifoIF.almostempty;
27
                obj trans.overflow
                                         = fifoIF.overflow;
28
                obj trans.underflow
                                         = fifoIF.underflow;
29
                obj trans.wr ack
                                         = fifoIF.wr ack;
30
                obj trans.data out
                                         = fifoIF.data_out;
31
32
                fork
33
```

```
fork
33
                     /* Process 1 */
34
35
                     begin
36
                         obj_cvg.sample_data(obj_trans);
37
                     end
38
                     /* Process 2 */
39
                     begin
40
                         obj_scr.check_data(obj_trans);
41
42
                     end
                join
43
44
45
                if(test_finished) begin
                     $display("Correct Count: %d", correct_count);
46
                     $display("Error Count: %d", error_count);
47
48
                     $stop;
49
                end
50
            end
51
        end
52
53
    endmodule : FIFO_monitor
```

```
vlog fifo_pkg1.sv fifo_pkg2.sv fifo_pkg3.sv fifo_shared_pkg.sv
vlog fifo.sv fifo_tb.sv fifo_interface.sv fifo_top.sv fifo_monitor.sv +cover
vsim -voptargs=+acc work.FIFO_top -cover
add wave *
coverage save FIFO.ucdb -onexit
run -all
```

quit -sim vcover report FIFO.ucdb -all -details -annotate -output repFIFO.txt





Justification:

- Full_cross: "full" flag will never be high while wr_en = 0 and rd_En = 1 (count < DEPTH).
- OVF_cross: "overflow" flag will never be high while wr_en = 0 & rd_en = 1 (full = 0).
- 3. UNDF_cross: "underflow" flag will never be high while $wr_en = 1$ and $rd_en = 0$ or while $wr_en = 0$ and $rd_en = 0$.

Toggle Coverage:

Enabled Coverage Bins Hits Misses Coverage
Toggles 86 86 0 100.00%

Toggle Coverage for instance /FIFO_top/FIFOif --

Node	1H->0L	0L->1H	"Coverage"
almostempty	1	1	100.00
almostfull	1	1 1	00.00
clk	1	1 100	0.00
data_in[15-0]	1	1	100.00
data_out[15-0]	1	1	100.00
empty	1	1 1	00.00
full	1	1 100	.00
overflow	1	1 1	00.00
rd_en	1	1 10	00.00
rst_n	1	1 10	0.00
underflow	1	1	100.00
wr_ack	1	1 1	00.00
wr_en	1	1 1	00.00

Total Node Count = 43 Toggled Node Count = 43 Untoggled Node Count = 0

Toggle Coverage = 100.00% (86 of 86 bins)

```
Toggle Coverage:
```

Enabled Coverage Bins Hits Misses Coverage
Toggles 106 106 0 100.00%

Toggle Coverage for instance /FIFO_top/DUT --

Node	1H->0L	0L->1H	"Coverage"
almostempty	1	1	100.00
almostfull	1	1 1	00.00
clk	1	1 100	0.00
count[3-0]	1	1	100.00
data_in[15-0]	1	1	100.00
data_out[15-0]	1	1	100.00
empty	1	1 1	00.00
full	1	1 100	.00
overflow	1	1 1	00.00
rd_en	1	1 10	00.00
rd_ptr[2-0]	1	1	100.00
rst_n	1	1 10	0.00
underflow	1	1 :	100.00
wr_ack	1	1 1	00.00
wr_en	1	1 1	00.00
wr_ptr[2-0]	1	1	100.00
count[3-0] data_in[15-0] data_out[15-0] empty full overflow rd_en rd_ptr[2-0] rst_n underflow wr_ack wr_en	1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	100.00 100.00 100.00 00.00 00.00 100.00 0.00 00.00

Total Node Count = 53
Toggled Node Count = 53
Untoggled Node Count = 0

Toggle Coverage = 100.00% (106 of 106 bins)

Statement Coverage:

Enabled Coverage
Bins Hits Misses Coverage
Statements 24 24 0 100.00%

Statement Coverage for instance /FIFO_top/DUT --

Line	Item	Count	Source	
File fifo.s	V	mo	dule FIFO(FIFO_if.DUT	fifoIF);
9				
10			logic [fifoIF.FIFO_WID	TH-1:0] data_in, data_out;
11			logic wr_en, rd_en, rst	_n, full, empty, almostfull, almostempty, wr_ack, overflow, underflow;
12				
13			assign clk	= fifoIF.clk;
14	1	13	assign rst_n	= fifoIF.rst_n;
15	1	35	assign wr_en	= fifoIF.wr_en;
16	1	37	assign rd_en	= fifoIF.rd_en;
17	1	101	assign data_in	= fifoIF.data_in;
18			assign fifoIF.full	= full;

Branch Coverage:

Enabled Coverage
Bins Hits Misses Coverage
Branches
21 21 0 100.00%

Branch Coverage for instance /FIFO_top/DUT

Line	Item	Count	Source
File fifo.s	 V		
35		107 C	ount coming in to IF
35	1	12	if (!rst_n) begin
38	1	54	else if (wr_en && (count < fifoIF.FIFO_DEPTH)
43	1	41	else begin

Branch totals: 3 hits of 3 branches = 100.00%

		IF Branc	h	
45		41 (Count coming in to IF	
45	1	12	_	if (full & wr_en)
47	1	29		else

Branch totals: 2 hits of 2 branches = 100.00%

53 89 Count coming in to IF

```
Directive Coverage:
                              8
  Directives
                                       100.00%
DIRECTIVE COVERAGE:
Name
                          Design Design Lang File(Line)
                                                        Hits Status
                        Unit UnitType
                                   FIFO Verilog SVA fifo.sv(137)
/FIFO_top/DUT/cover__wrAck_flag
                                                                  56 Covered
/FIFO_top/DUT/cover__underflow_flag
                                   FIFO Verilog SVA fifo.sv(136)
                                                                   9 Covered
/FIFO_top/DUT/cover__overflow_flag
                                    FIFO Verilog SVA fifo.sv(135)
                                                                  12 Covered
                                     FIFO Verilog SVA fifo.sv(134)
/FIFO_top/DUT/cover__almostempty_flag
                                                                   14 Covered
/FIFO_top/DUT/cover__almostfull_flag
                                   FIFO Verilog SVA fifo.sv(133)
                                                                  9 Covered
/FIFO top/DUT/cover empty flag
                                   FIFO Verilog SVA fifo.sv(132)
                                                                  32 Covered
/FIFO_top/DUT/cover__full_flag
                                 FIFO Verilog SVA fifo.sv(131)
                                                                15 Covered
/FIFO_top/DUT/cover__reset
                                 FIFO Verilog SVA fifo.sv(130) 15 Covered
Statement Coverage:
  Enabled Coverage
                         Bins
                                 Hits Misses Coverage
  Statements
                         24
                               24
                                       0 100.00%
```

▼ Name	Language	Enabled	Log	Count	AtLeast	Limit	Weight	Cmplt %	Cmplt graph	Included
/FIFO_top/DUT/coverwrAck_flag	SVA	1	Off	56	1	Unli	1	100%		1
/FIFO_top/DUT/coverunderflow_flag	SVA	1	Off	9	1	Unli	1	100%		1
/FIFO_top/DUT/coveroverflow_flag	SVA	1	Off	12	1	Unli	1	100%		1
/FIFO_top/DUT/coveralmostempty_flag	SVA	1	Off	14	1	Unli	1	100%		1
/FIFO_top/DUT/coveralmostfull_flag	SVA	1	Off	9	1	Unli	1	100%		1
/FIFO_top/DUT/coverempty_flag	SVA	1	Off	32	1	Unli	1	100%		1
/FIFO_top/DUT/coverfull_flag	SVA	1	Off	15	1	Unli	1	100%		1
/FIFO_top/DUT/coverreset	SVA	1	Off	15	1	Unli	1	100%		1

▼ Name	Assertion Type	Languag	Er Failure Count	Pass Count	Active Count	Memory	Peak Memory	Peak Memory Time	Cumulative Threads A	TV	Assertion Expression	Included
<u>+</u> → /FIFO_top/DUT/assertreset	Concurrent	SVA	on 0	1	-	0B	0B	0 ns	0 of	ff	assert(@(posedge clk) (~rst_n) ->	1
<u>+</u> → /FIFO_top/DUT/assertfull_flag	Concurrent	SVA	on 0	1	-	0B	0B	0 ns	0 of	ff	assert(@(posedge clk) (count==fif	1
<u>+</u> → /FIFO_top/DUT/assertempty_flag	Concurrent	SVA	on 0	1	-	0B	OB	0 ns	0 of	ff	assert(@(posedge clk) (!count) ->	1
→ /FIFO_top/DUT/assertalmostfull_flag	Concurrent	SVA	on 0	1	-	0B	OB	0 ns	0 of	ff	assert(@(posedge clk) (count==fif	1
→ /FIFO_top/DUT/assertalmostempty_flag	Concurrent	SVA	on 0	1	-	0B	OB	0 ns	0 of	ff	assert(@(posedge clk) (count==1)	1
→ /FIFO_top/DUT/assertoverflow_flag	Concurrent	SVA	on 0	1	-	0B	OB	0 ns	0 of	ff	assert(@(posedge clk) (full≀_en	1
<u>+</u> → /FIFO_top/DUT/assert_underflow_flag	Concurrent	SVA	on 0	1	-	0B	OB	0 ns	0 of	ff	assert(@(posedge clk) ((empty&&r	1
→ /FIFO_top/DUT/assert_wrAck_f	Concurrent	SVA	on 2	1	-	0B	OB	0 ns	0 of	ff	assert(@(posedge clk) ((wr_en&&c	1
/FIFO_top/dutTB/#anonblk#182146786#3	Immediate	SVA	or 0	1	-		-	-	of	ff	assert (randomize())	1