

```

1  //////////////////////////////////////
2  // Author: Kareem Waseem
3  // Course: Digital Verification using SV & UVM
4  //
5  // Description: FIFO Design
6  //
7  //////////////////////////////////////
8  module FIFO(FIFO_if.DUT fifoIF);
9
10     logic [fifoIF.FIFO_WIDTH-1:0] data_in, data_out;
11     logic wr_en, rd_en, rst_n, full, empty, almostfull, almostempty, wr_ack, overflow, underflow;
12
13     assign clk          = fifoIF.clk;
14     assign rst_n        = fifoIF.rst_n;
15     assign wr_en        = fifoIF.wr_en;
16     assign rd_en        = fifoIF.rd_en;
17     assign data_in      = fifoIF.data_in;
18     assign fifoIF.full  = full;
19     assign fifoIF.empty = empty;
20     assign fifoIF.almostfull = almostfull;
21     assign fifoIF.almostempty = almostempty;
22     assign fifoIF.wr_ack = wr_ack;
23     assign fifoIF.overflow = overflow;
24     assign fifoIF.underflow = underflow;
25     assign fifoIF.data_out = data_out;
26
27     localparam max_fifo_addr = $clog2(fifoIF.FIFO_DEPTH);
28
29     reg [fifoIF.FIFO_WIDTH-1:0] mem [fifoIF.FIFO_DEPTH-1:0];
30
31     reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
32     reg [max_fifo_addr:0] count;
33
34     always @(posedge clk or negedge rst_n) begin
35         if (!rst_n) begin
36             wr_ptr <= 0;

```



```

37     end
38     else if (wr_en && (count < fifoIF.FIFO_DEPTH)) begin
39         mem[wr_ptr] <= data_in;
40         wr_ack <= 1;
41         wr_ptr <= wr_ptr + 1;
42     end
43     else begin
44         wr_ack <= 0;
45         if (full & wr_en)
46             overflow <= 1;
47         else
48             overflow <= 0;
49     end
50 end
51
52 always @(posedge clk or negedge rst_n) begin
53     if (!rst_n) begin
54         rd_ptr <= 0;
55     end
56     else if (rd_en && count != 0) begin
57         data_out <= mem[rd_ptr];
58         rd_ptr <= rd_ptr + 1;
59     end
60 end
61
62 always @(posedge clk or negedge rst_n) begin
63     if (!rst_n) begin
64         count <= 0;
65     end
66     else begin
67         if ( ({wr_en, rd_en} == 2'b10) && !full)
68             count <= count + 1;
69         else if ( ({wr_en, rd_en} == 2'b01) && !empty)
70             count <= count - 1;
71     end
72 end

```

```
74 assign full = (count == fifoIF.FIFO_DEPTH)? 1 : 0;
75 assign empty = (count == 0)? 1 : 0;
76 assign underflow = (empty && rd_en)? 1 : 0;
77 assign almostfull = (count == fifoIF.FIFO_DEPTH-2)? 1 : 0;
78 assign almostempty = (count == 1)? 1 : 0;
79
80 /* ASSERTIONS */
81 `ifdef SIM
82 property reset;
83     @(posedge clk)
84     !rst_n /-> (!count && !rd_ptr && !wr_ptr)
85 endproperty
86
87 property full_flag;
88     @(posedge clk)
89     (count == fifoIF.FIFO_DEPTH) /-> full;
90 endproperty
91
92 property empty_flag;
93     @(posedge clk)
94     !count /-> empty;
95 endproperty
96
97 property almostfull_flag;
98     @(posedge clk)
99     (count == fifoIF.FIFO_DEPTH-2) /-> almostfull;
100 endproperty
101
102 property almostempty_flag;
103     @(posedge clk)
104     (count == 1) /-> almostempty;
105 endproperty
106
107 property overflow_flag;
108     @(posedge clk)
109     (full & wr_en) /==> overflow;
```



```
108     @(posedge clk)
109     (full & wr_en) ==> overflow;
110 endproperty
111
112 property underflow_flag;
113     @(posedge clk)
114     (empty && rd_en) ==> underflow;
115 endproperty
116
117 property wrAck_flag;
118     @(posedge clk)
119     (wr_en && (count < fifoIF.FIFO_DEPTH)) ==> wr_ack;
120 endproperty
121
122 assert property(reset);
123 assert property(full_flag);
124 assert property(empty_flag);
125 assert property(almostfull_flag);
126 assert property(almostempty_flag);
127 assert property(overflow_flag);
128 assert property(underflow_flag);
129 assert property(wrAck_flag);
130
131 cover property(reset);
132 cover property(full_flag);
133 cover property(empty_flag);
134 cover property(almostfull_flag);
135 cover property(almostempty_flag);
136 cover property(overflow_flag);
137 cover property(underflow_flag);
138 cover property(wrAck_flag);
139 `endif
140
141 endmodule
```



```

1  import FIFO_trans::*;
2  import FIFO_cvg::*;
3  import FIFO_scrbrd::*;
4  import shared_pkg::*;
5
6  module FIFO_tb (FIFO_if.TEST fifoIF);
7
8      localparam TESTS = 100;
9
10     logic [fifoIF.FIFO_WIDTH-1:0] data_in, data_out;
11     logic wr_en, rd_en, rst_n, full, empty, almostfull,
12           almostempty, wr_ack, overflow, underflow;
13
14     assign clk                = fifoIF.clk;
15     assign full               = fifoIF.full;
16     assign empty              = fifoIF.empty;
17     assign almostfull        = fifoIF.almostfull;
18     assign almostempty       = fifoIF.almostempty;
19     assign wr_ack             = fifoIF.wr_ack;
20     assign overflow           = fifoIF.overflow;
21     assign underflow          = fifoIF.underflow;
22     assign data_out           = fifoIF.data_out;
23     assign fifoIF.rst_n       = rst_n;
24     assign fifoIF.wr_en       = wr_en;
25     assign fifoIF.rd_en       = rd_en;
26     assign fifoIF.data_in     = data_in;
27
28     FIFO_transaction F_rand = new;
29
30     initial begin
31         rst_n = 0;

```

```
30  initial begin
31      rst_n = 0;
32      #20      rst_n = 1;
33
34      for(int i=0;i<TESTS;i++) begin
35          assert(F_rand.randomize());
36          @(negedge clk);
37          rst_n = F_rand.rst_n;    wr_en = F_rand.wr_en;    rd_en = F_rand.rd_en;
38          data_in = F_rand.data_in;
39      end
40
41      test_finished = 1;
42  end
43
44  endmodule : FIFO_tb
```

```
1  package shared_pkg;  
2  
3      int error_count = 0;  
4      int correct_count = 0;  
5  
6      bit test_finished = 0;  
7  
8  endpackage : shared_pkg
```



```

1  package FIFO_trans;
2
3      parameter FIFO_WIDTH = 16;
4      parameter FIFO_DEPTH = 8;
5
6      class FIFO_transaction;
7          /* Defining the Design I/O as Class Properties */
8          rand bit [FIFO_WIDTH-1:0] data_in;
9          rand bit wr_en, rd_en, rst_n;
10         bit full, empty, almostfull, almostempty, wr_ack, overflow, underflow;
11         bit [FIFO_WIDTH-1:0] data_out;
12
13         int WR_EN_ON_DIST = 70, RD_EN_ON_DIST = 30;
14
15         /* Constraint Blocks */
16         constraint rstConstr {
17             rst_n dist {0 := 4, 1 := 96};
18         }
19
20         constraint wrEnable {
21             wr_en dist {1 := WR_EN_ON_DIST, 0 := 100-WR_EN_ON_DIST};
22         }
23
24         constraint rdEnable {
25             rd_en dist {1 := RD_EN_ON_DIST, 0 := 100-RD_EN_ON_DIST};
26         }
27
28     endclass : FIFO_transaction
29
30 endpackage : FIFO_trans

```



```

1 package FIFO_cvg;
2   import FIFO_trans::*;
3   class FIFO_coverage;
4       FIFO_transaction F_cvg_Txn = new();
5
6       function void sample_data(input FIFO_transaction F_txn);
7           F_cvg_Txn = F_txn;
8           cg.sample;
9       endfunction : sample_data
10
11       covergroup cg();
12           write_en_cp:    coverpoint F_cvg_Txn.wr_en;
13           read_en_cp:     coverpoint F_cvg_Txn.rd_en;
14           full_cp:        coverpoint F_cvg_Txn.full;
15           empty_cp:       coverpoint F_cvg_Txn.empty;
16           almostFull_cp:  coverpoint F_cvg_Txn.almostfull;
17           almostEmpty_cp: coverpoint F_cvg_Txn.almostempty;
18           overflow_cp:    coverpoint F_cvg_Txn.overflow;
19           underflow_cp:   coverpoint F_cvg_Txn.underflow;
20           ack_cp:         coverpoint F_cvg_Txn.wr_ack;
21
22           full_cross:     cross write_en_cp, read_en_cp, full_cp;
23           empty_cross:    cross write_en_cp, read_en_cp, empty_cp;
24           almostF_cross:  cross write_en_cp, read_en_cp, almostFull_cp;
25           almostE_cross:  cross write_en_cp, read_en_cp, almostEmpty_cp;
26           ovf_cross:      cross write_en_cp, read_en_cp, overflow_cp;
27           undf_cross:     cross write_en_cp, read_en_cp, underflow_cp;
28           ack_cross:      cross write_en_cp, read_en_cp, ack_cp;
29       endgroup : cg
30
31       function new ();
32           cg = new;
33       endfunction : new
34   endclass : FIFO_coverage
35
36 endpackage : FIFO_cvg

```



```
1 package FIFO_scrbrd;
2     import FIFO_trans::*;
3     import shared_pkg::*;
4
5     class FIFO_scoreboard;
6
7         logic [FIFO_WIDTH-1:0] data_out_ref;
8         logic full_ref, empty_ref, almostfull_ref, almostempty_ref, wr_ack_ref, overflow_ref, underflow_ref;
9
10        function void check_data (input FIFO_transaction F_chk);
11            reference_model(F_chk);
12
13            $display(" \n");
14
15            if(F_chk.data_out != data_out_ref) begin
16                error_count++;
17                $display("Data Out Error\nExpected: %h\nGot: %h", data_out_ref, F_chk.data_out, $time());
18            end
19            else
20                correct_count++;
21
22            if(F_chk.full != full_ref) begin
23                error_count++;
24                $display("Full Error\nExpected: %h\nGot: %h", full_ref, F_chk.full, $time());
25            end
26            else
27                correct_count++;
28
29            if(F_chk.empty != empty_ref) begin
30                error_count++;
31                $display("Empty Error", $time());
32            end
33            else
```



```
33 else
34     correct_count++;
35
36 if(F_chk.almostfull != almostfull_ref) begin
37     error_count++;
38     $display("Almost Full Error", $time());
39 end
40 else
41     correct_count++;
42
43 if(F_chk.almostempty != almostempty_ref) begin
44     error_count++;
45     $display("Almost Empty Error", $time());
46 end
47 else
48     correct_count++;
49
50 if(F_chk.overflow != overflow_ref) begin
51     error_count++;
52     $display("Overflow Error", $time());
53 end
54 else
55     correct_count++;
56
57 if(F_chk.underflow != underflow_ref) begin
58     error_count++;
59     $display("Underflow Error", $time());
60 end
61 else
62     correct_count++;
63
64 if(F_chk.wr_ack != wr_ack_ref) begin
65     error_count++;
```

```

64     if(F_chk.wr_ack != wr_ack_ref) begin
65         error_count++;
66         $display("Write Ack Error", $time());
67     end
68     else
69         correct_count++;
70 endfunction : check_data
71
72 function void reference_model (input FIFO_transaction F_chk_ref);
73     int wr_ptr, rd_ptr;
74     int count;
75     bit [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
76
77     fork
78         begin
79             if (!F_chk_ref.rst_n)
80                 wr_ptr = 0;
81             else if (F_chk_ref.wr_en && count < FIFO_DEPTH) begin
82                 mem[wr_ptr] = F_chk_ref.data_in;
83                 wr_ack_ref = 1;
84                 wr_ptr = wr_ptr + 1;
85             end
86             else begin
87                 wr_ack_ref = 0;
88                 if (full_ref & F_chk_ref.wr_en)
89                     overflow_ref = 1;
90                 else
91                     overflow_ref = 0;
92             end
93         end
94
95     begin
96         if (!F_chk_ref.rst_n)

```



```

95     begin
96         if (!F_chk_ref.rst_n)
97             rd_ptr = 0;
98         else if (F_chk_ref.rd_en && count != 0) begin
99             data_out_ref = mem[rd_ptr];
100             rd_ptr = rd_ptr + 1;
101         end
102     end
103
104     /***/
105
106     begin
107         if (!F_chk_ref.rst_n) begin
108             count = 0;
109         end
110         else begin
111             if ( ({F_chk_ref.wr_en, F_chk_ref.rd_en} == 2'b10) && !full_ref)
112                 count = count + 1;
113             else if ( ({F_chk_ref.wr_en, F_chk_ref.rd_en} == 2'b01) && !empty_ref)
114                 count = count - 1;
115         end
116     end
117 join
118
119     full_ref = (count == FIFO_DEPTH)? 1 : 0;
120     empty_ref = (count == 0)? 1 : 0;
121     underflow_ref = (empty_ref && F_chk_ref.rd_en)? 1 : 0;
122     almostfull_ref = (count == FIFO_DEPTH-2)? 1 : 0;
123     almostempty_ref = (count == 1)? 1 : 0;
124
125     endfunction : reference_model
126 endclass : FIFO_scoreboard
127 endpackage : FIFO_scrbrd

```

```
1 interface FIFO_if(  
2     input bit clk  
3 );  
4  
5     parameter FIFO_WIDTH = 16;  
6     parameter FIFO_DEPTH = 8;  
7  
8     logic [FIFO_WIDTH-1:0] data_in, data_out;  
9     logic wr_en, rd_en, rst_n, full, empty, almostfull, almostempty, wr_ack, overflow, underflow;  
10  
11     modport DUT (input data_in, clk, wr_en, rd_en, rst_n,  
12         output data_out, full, empty, almostfull, almostempty, wr_ack, overflow, underflow);  
13  
14     modport TEST (input clk, data_out, full, empty, almostfull, almostempty, wr_ack, overflow, underflow,  
15         output wr_en, rd_en, rst_n, data_in);  
16  
17     modport MONITOR (input data_in, data_out, wr_en, rd_en, clk, rst_n, full, empty, almostfull,  
18         almostempty, wr_ack, overflow, underflow);  
19  
20 endinterface
```



```
1  module FIFO_top ();
2
3      /* Clock Generation */
4      bit clk;
5      initial begin
6          clk = 0;
7          forever
8              #1 clk = ~clk;
9      end
10
11     /* Interface Instantiation */
12     FIFO_if FIFOif(clk);
13
14     /* DUT Instantiation */
15     FIFO DUT(FIFOif);
16
17     /* Testbench Instantiation */
18     FIFO_tb dutTB(FIFOif);
19
20     /* Monitor Instantiation */
21     FIFO_monitor mon(FIFOif);
22
23     // /* Assertions Binding to the Design */
24     // bind FIFO FIFO_asserts fifo_assert(FIFOif);
25
26 endmodule : FIFO_top
```

```

1  import FIFO_trans::*;
2  import FIFO_cvg::*;
3  import FIFO_scrbrd::*;
4  import shared_pkg::*;
5
6  module FIFO_monitor (FIFO_if.MONITOR fifoIF);
7
8      logic clk;
9      assign clk = fifoIF.clk;
10
11     FIFO_transaction obj_trans;
12     FIFO_coverage obj_cvg;
13     FIFO_scoreboard obj_scr;
14
15     initial begin
16         obj_trans = new;
17         obj_cvg = new;
18         obj_scr = new;
19         forever @(negedge clk) begin
20             obj_trans.rst_n      = fifoIF.rst_n;
21             obj_trans.wr_en      = fifoIF.wr_en;
22             obj_trans.rd_en      = fifoIF.rd_en;
23             obj_trans.data_in     = fifoIF.data_in;
24             obj_trans.full       = fifoIF.full;
25             obj_trans.empty      = fifoIF.empty;
26             obj_trans.almostfull = fifoIF.almostfull;
27             obj_trans.almostempty = fifoIF.almostempty;
28             obj_trans.overflow    = fifoIF.overflow;
29             obj_trans.underflow  = fifoIF.underflow;
30             obj_trans.wr_ack     = fifoIF.wr_ack;
31             obj_trans.data_out   = fifoIF.data_out;
32
33             fork


```



```
33 fork
34     /* Process 1 */
35     begin
36         obj_cvg.sample_data(obj_trans);
37     end
38
39     /* Process 2 */
40     begin
41         obj_scr.check_data(obj_trans);
42     end
43 join
44
45 if(test_finished) begin
46     $display("Correct Count: %d", correct_count);
47     $display("Error Count:   %d", error_count);
48     $stop;
49 end
50 end
51 end
52
53 endmodule : FIFO_monitor
```

```
vlog fifo_pkg1.sv fifo_pkg2.sv fifo_pkg3.sv fifo_shared_pkg.sv
vlog fifo.sv fifo_tb.sv fifo_interface.sv fifo_top.sv fifo_monitor.sv +cover
vsim -voptargs=+acc work.FIFO_top -cover
add wave *
coverage save FIFO.ucdb -onexit
run -all

quit -sim
vcover report FIFO.ucdb -all -details -annotate -output repFIFO.txt
```

Name	Class Type	Coverage	Goal	% of Goal	Status	Included	Merge_instances	Get_inst_coverage	Comment
/FIFO_cvg/FIFO_coverage		96.87%							
TYPE cg		96.87%	100	96.87%	<div><div></div></div>	✓			auto(1)
+ CVP cg::write_en_cp		100.00%	100	100.00...	<div><div></div></div>	✓			
+ CVP cg::read_en_cp		100.00%	100	100.00...	<div><div></div></div>	✓			
+ CVP cg::full_cp		100.00%	100	100.00...	<div><div></div></div>	✓			
+ CVP cg::empty_cp		100.00%	100	100.00...	<div><div></div></div>	✓			
+ CVP cg::almostFull_cp		100.00%	100	100.00...	<div><div></div></div>	✓			
+ CVP cg::almostEmpty_cp		100.00%	100	100.00...	<div><div></div></div>	✓			
+ CVP cg::overflow_cp		100.00%	100	100.00...	<div><div></div></div>	✓			
+ CVP cg::underflow_cp		100.00%	100	100.00...	<div><div></div></div>	✓			
+ CVP cg::ack_cp		100.00%	100	100.00...	<div><div></div></div>	✓			
- CROSS cg::full_cross		87.50%	100	87.50%	<div><div></div></div>	✓			
B bin <auto[1],auto[1],auto[1]>		84	1	100.00...	<div><div></div></div>	✓			
B bin <auto[1],auto[0],auto[1]>		232	1	100.00...	<div><div></div></div>	✓			
B bin <auto[0],auto[0],auto[1]>		62	1	100.00...	<div><div></div></div>	✓			
B bin <auto[1],auto[1],auto[0]>		134	1	100.00...	<div><div></div></div>	✓			
B bin <auto[0],auto[1],auto[0]>		1091	1	100.00...	<div><div></div></div>	✓			
B bin <auto[1],auto[0],auto[0]>		269	1	100.00...	<div><div></div></div>	✓			
B bin <auto[0],auto[0],auto[0]>		137	1	100.00...	<div><div></div></div>	✓			
B bin <auto[0],auto[1],auto[1]>		0	1	0.00%	<div><div></div></div>	✓			
+ CROSS cg::empty_cross		100.00%	100	100.00...	<div><div></div></div>	✓			
+ CROSS cg::almostF_cross		100.00%	100	100.00...	<div><div></div></div>	✓			
+ CROSS cg::almostE_cross		100.00%	100	100.00...	<div><div></div></div>	✓			
- CROSS cg::ovf_cross		87.50%	100	87.50%	<div><div></div></div>	✓			
B bin <auto[1],auto[1],auto[1]>		92	1	100.00...	<div><div></div></div>	✓			
B bin <auto[1],auto[0],auto[1]>		195	1	100.00...	<div><div></div></div>	✓			
B bin <auto[0],auto[0],auto[1]>		1	1	100.00...	<div><div></div></div>	✓			
B bin <auto[1],auto[1],auto[0]>		126	1	100.00...	<div><div></div></div>	✓			
B bin <auto[0],auto[1],auto[0]>		1091	1	100.00...	<div><div></div></div>	✓			
B bin <auto[1],auto[0],auto[0]>		306	1	100.00...	<div><div></div></div>	✓			
B bin <auto[0],auto[0],auto[0]>		198	1	100.00...	<div><div></div></div>	✓			
B bin <auto[0],auto[1],auto[1]>		0	1	0.00%	<div><div></div></div>	✓			
- CROSS cg::undf_cross		75.00%	100	75.00%	<div><div></div></div>	✓			
B bin <auto[1],auto[1],auto[1]>		30	1	100.00...	<div><div></div></div>	✓			
B bin <auto[0],auto[1],auto[1]>		1020	1	100.00...	<div><div></div></div>	✓			
B bin <auto[1],auto[1],auto[0]>		188	1	100.00...	<div><div></div></div>	✓			
B bin <auto[0],auto[1],auto[0]>		71	1	100.00...	<div><div></div></div>	✓			
B bin <auto[1],auto[0],auto[0]>		501	1	100.00...	<div><div></div></div>	✓			
B bin <auto[0],auto[0],auto[0]>		199	1	100.00...	<div><div></div></div>	✓			
B bin <auto[1],auto[0],auto[1]>		0	1	0.00%	<div><div></div></div>	✓			
B bin <auto[0],auto[0],auto[1]>		0	1	0.00%	<div><div></div></div>	✓			
+ CROSS cg::ack_cross		100.00%	100	100.00...	<div><div></div></div>	✓			

Justification:

1. Full_cross: "full" flag will never be high while $wr_en = 0$ and $rd_en = 1$ ($count < DEPTH$).
2. OVF_cross: "overflow" flag will never be high while $wr_en = 0$ & $rd_en = 1$ ($full = 0$).
3. UNDF_cross: "underflow" flag will never be high while $wr_en = 1$ and $rd_en = 0$ or while $wr_en = 0$ and $rd_en = 0$.

Toggle Coverage:

Enabled Coverage	Bins	Hits	Misses	Coverage
-----	----	----	-----	
Toggles	86	86	0	100.00%

=====Toggle Details=====

Toggle Coverage for instance /FIFO_top/FIFOif --

Node	1H->0L	0L->1H	"Coverage"

almostempty	1	1	100.00
almostfull	1	1	100.00
clk	1	1	100.00
data_in[15-0]	1	1	100.00
data_out[15-0]	1	1	100.00
empty	1	1	100.00
full	1	1	100.00
overflow	1	1	100.00
rd_en	1	1	100.00
rst_n	1	1	100.00
underflow	1	1	100.00
wr_ack	1	1	100.00
wr_en	1	1	100.00

Total Node Count = 43

Toggled Node Count = 43

Untoggled Node Count = 0

Toggle Coverage = 100.00% (86 of 86 bins)

Toggle Coverage:

Enabled Coverage	Bins	Hits	Misses	Coverage
-----	----	----	-----	-----
Toggles	106	106	0	100.00%

=====Toggle Details=====:

Toggle Coverage for instance /FIFO_top/DUT --

Node	1H->0L	0L->1H	"Coverage"
-----	-----	-----	-----
almostempty	1	1	100.00
almostfull	1	1	100.00
clk	1	1	100.00
count[3-0]	1	1	100.00
data_in[15-0]	1	1	100.00
data_out[15-0]	1	1	100.00
empty	1	1	100.00
full	1	1	100.00
overflow	1	1	100.00
rd_en	1	1	100.00
rd_ptr[2-0]	1	1	100.00
rst_n	1	1	100.00
underflow	1	1	100.00
wr_ack	1	1	100.00
wr_en	1	1	100.00
wr_ptr[2-0]	1	1	100.00

Total Node Count = 53
 Toggled Node Count = 53
 Untoggled Node Count = 0

Toggle Coverage = 100.00% (106 of 106 bins)

Statement Coverage:

Enabled Coverage	Bins	Hits	Misses	Coverage
-----	----	----	-----	-----
Statements	24	24	0	100.00%

=====Statement Details=====

Statement Coverage for instance /FIFO_top/DUT --

Line	Item	Count	Source
----	----	-----	-----
File fifo.sv			
8			module FIFO(FIFO_if.DUT fifoIF);
9			
10			logic [fifoIF.FIFO_WIDTH-1:0] data_in, data_out;
11			logic wr_en, rd_en, rst_n, full, empty, almostfull, almostempty, wr_ack, overflow, underflow;
12			
13			assign clk = fifoIF.clk;
14	1	13	assign rst_n = fifoIF.rst_n;
15	1	35	assign wr_en = fifoIF.wr_en;
16	1	37	assign rd_en = fifoIF.rd_en;
17	1	101	assign data_in = fifoIF.data_in;
18			assign fifoIF.full = full;

Branch Coverage:

Enabled Coverage	Bins	Hits	Misses	Coverage
-----	----	----	-----	-----
Branches	21	21	0	100.00%
=====Branch Details=====				

Branch Coverage for instance /FIFO_top/DUT

Line	Item	Count	Source
----	----	-----	-----
File fifo.sv			
-----IF Branch-----			
35		107	Count coming in to IF
35	1	12	if (!rst_n) begin
38	1	54	else if (wr_en && (count < fifoIF.FIFO_DEPTH)
43	1	41	else begin

Branch totals: 3 hits of 3 branches = 100.00%

-----IF Branch-----			
45		41	Count coming in to IF
45	1	12	if (full & wr_en)
47	1	29	else

Branch totals: 2 hits of 2 branches = 100.00%

-----IF Branch-----			
53		89	Count coming in to IF









Directive Coverage:
Directives 8 8 0 100.00%

DIRECTIVE COVERAGE:

Name	Design Unit	Design UnitType	Lang	File(Line)	Hits	Status
/FIFO_top/DUT/cover__wrAck_flag		FIFO	Verilog	SVA fifo.sv(137)	56	Covered
/FIFO_top/DUT/cover__underflow_flag		FIFO	Verilog	SVA fifo.sv(136)	9	Covered
/FIFO_top/DUT/cover__overflow_flag		FIFO	Verilog	SVA fifo.sv(135)	12	Covered
/FIFO_top/DUT/cover__almostempty_flag		FIFO	Verilog	SVA fifo.sv(134)	14	Covered
/FIFO_top/DUT/cover__almostfull_flag		FIFO	Verilog	SVA fifo.sv(133)	9	Covered
/FIFO_top/DUT/cover__empty_flag		FIFO	Verilog	SVA fifo.sv(132)	32	Covered
/FIFO_top/DUT/cover__full_flag		FIFO	Verilog	SVA fifo.sv(131)	15	Covered
/FIFO_top/DUT/cover__reset		FIFO	Verilog	SVA fifo.sv(130)	15	Covered

Statement Coverage:
Enabled Coverage Bins Hits Misses Coverage

Statements 24 24 0 100.00%

▼ Name	Language	Enabled	Log	Count	AtLeast	Limit	Weight	Cmplt %	Cmplt graph	Included
▲ /FIFO_top/DUT/cover__wrAck_flag	SVA	✓	Off	56	1	Unli...	1	100%		✓
▲ /FIFO_top/DUT/cover__underflow_flag	SVA	✓	Off	9	1	Unli...	1	100%		✓
▲ /FIFO_top/DUT/cover__overflow_flag	SVA	✓	Off	12	1	Unli...	1	100%		✓
▲ /FIFO_top/DUT/cover__almostempty_flag	SVA	✓	Off	14	1	Unli...	1	100%		✓
▲ /FIFO_top/DUT/cover__almostfull_flag	SVA	✓	Off	9	1	Unli...	1	100%		✓
▲ /FIFO_top/DUT/cover__empty_flag	SVA	✓	Off	32	1	Unli...	1	100%		✓
▲ /FIFO_top/DUT/cover__full_flag	SVA	✓	Off	15	1	Unli...	1	100%		✓
▲ /FIFO_top/DUT/cover__reset	SVA	✓	Off	15	1	Unli...	1	100%		✓

▼ Name	Assertion Type	Language	Er	Failure Count	Pass Count	Active Count	Memory	Peak Memory	Peak Memory Time	Cumulative Threads	ATV	Assertion Expression	Included
+ /FIFO_top/DUT/assert__reset	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert(@(posedge clk) (~rst_n) ->...	✓
+ /FIFO_top/DUT/assert__full_flag	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert(@(posedge clk) (count==fif...	✓
+ /FIFO_top/DUT/assert__empty_flag	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert(@(posedge clk) (!count) ->...	✓
+ /FIFO_top/DUT/assert__almostfull_flag	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert(@(posedge clk) (count==fif...	✓
+ /FIFO_top/DUT/assert__almostempty_flag	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert(@(posedge clk) (count==1)...	✓
+ /FIFO_top/DUT/assert__overflow_flag	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert(@(posedge clk) (full&wr_en...	✓
+ /FIFO_top/DUT/assert__underflow_flag	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert(@(posedge clk) ((empty&&r...	✓
+ /FIFO_top/DUT/assert__wrAck_f...	Concurrent	SVA	on	2	1	-	0B	0B	0 ns	0	off	assert(@(posedge clk) ((wr_en&&c...	✓
/FIFO_top/dutTB/#anonblk#182146786#3...	Immediate	SVA	or	0	1	-	-	-	-	-	off	assert (randomize(...))	✓