
ALU (Arithmetic Logic Unit)

The ALU (Arithmetic Logic Unit) module in a RISC-V processor that supports I (Integer) and M (Multiply) instructions, it's a total combinational block.

Design and Implementation



Inputs:

• **Alu_control:** Control from controller module, it's a signal specifies the operation to be performed by the ALU (e.g., addition, subtraction, logical AND, etc.) 6 bits.

e.g. 6'b0000000 >>> Add, 6'b000001 >>> SUB... etc.

- **operand_A:** The first operand for the ALU operation (from a register or immediate value) (32 bits).
- **operand_B:** The second operand for the ALU operation (from a register or immediate value) (32 bits).

Outputs:

- **Alu_result:** The result of the ALU operation (32bit).
- **JALR_target:** signal of the address that pc will fetch, sent to decoder (32 bits).

Flags

- **branch_taken:** a (one-bit) signal that raised when conditions for branch are achieved e.g., BEQ, BNQ, BLT...etc.
- **is_less:** when the result of comparator is less, Signal equals 1(one-bit).
- **hold_pipeline:** this signal is high in two conditions, first when Branch_taken signal is high and bit [11] of operand_B is zero.
- **zero:** zero flag is concerned with branch instructions only as branch if equal (BEQ), zero flag is raised, also branch if greater than or equal (BGE, BGEU), whenever equal condition is achieved, zero flag is raised.

Parameters:

data Width: The bit width of the ALU's operands and result (32 bits).

Supported Operations

ALU module supports various operations based on the RISC-V ISA specifications for I, R, M and J instructions. These operations include:


- Integer arithmetic operations:
 - Add (LUI, LW, SW, ADDI, ADD).
 - Sub (SUB).
- Logical operations:
 - OR (OR, ORI).
 - Xor (XORI, XOR).
 - And (ANDI, AND).
- Shift operations:
 - Logical Shift Left (SLLI, SLL).
 - Logical Shift Right (SRLI, SRL).
 - Arithmetic Shift Right (SRAI, SRA).
- **Comparison operations:** equality, inequality, less than, less than or equal to, greater than, greater than or equal to. SLTI, SLT
- -Branch operations: BEQ, BNE, BLT, BGE, BLTU.
- **-Jump instruction:** jump and link register (JALR).

Submodules

Comparator: It's A novel comparator module that executes comparison instructions using subtractor, instantiated into ALU module.

Problem statement:

Comparison operations like SLT or BEQ... and so on, requires a huge area then consumes lots of power in the design, as we are aiming to implement a low power RISC-V core, so we implemented a comparator module that does not consume area and therefore does not consume power.



Operation: comparator module subtracts operand_A from operand_B and checks the difference, if the difference result is zero, then two operands are equal, but if the difference result's most significant bit is 1, then the result is negative, that means operand_A is greater than operand_B, finally if difference is positive which means the most significant bit is zero also it's not equal, then operand_A is less than operand_B.

Inputs:

- **operand_A:** The first operand for the ALU operation (from a register or immediate value) (32 bits).
- **operand_B:** The second operand for the ALU operation (from a register or immediate value) (32 bits).

Outputs:

- **Greater:** This signal is raised when operand_A is greater than operand_B (1 bit).
- **Equal:** raised when two operands are equal (1 bit).
- Less: raised when operand_A is less than operand_B (1 bit).

Table of ALU signals

Signal	Width	Direction	Interface
Operand_A	32bit	input	GPR
Operand_B	32bit	input	GPR
ALU_control	6bit	input	Controller
ALU_result	32bit	output	GPR/D-Memory
JALR_target	32bit	output	Decoder
Branch_taken	1bit	output	Decoder
hold_pipeline	1bit	output	Controller
Is_Less	32bit	output	GPR
zero	1bit	output	Controller


Table of Comparator Signals

Signal	width	Direction
Operand_A	32bit	input
Operand_B	32bit	input
Greater	1bit	output
Equal	1bit	output
Less	1bit	output

$Table\ of\ ALU_control\ signals$

ALU_control	Operation
6'b000000	Add (LW, SW, ADDI, ADD)
6'b001000	Sub (SUB)
6'b000110	Or (OR, ORI)
6'b000100	Xor (XORI, XOR)
6'b000111	And (ANDI, AND)
6'b000001	Logical Shift Left (SLLI, SLL)
6'b000101	Logical Shift Right (SRLI, SRL)
6'b001101	Arithmetic Shift Right (SRAI, SRA)
6'b000010	Signed Less Than (SLTI, SLT)
6'b010000	BEQ
6'b010001	BNE
6'b000010	BLT
6'b010101	BGE
6'b010110	BLTU
6'b010111	BGEU
6'b100111	JALR

Testbench wave form and monitor results



```
VSIM 16> run -all
                15
# ALU Result:
# Zero: 0
# Subtraction: 303379748 - -1064739199 = 1368118947
# Zero: 0
# XOR: -2071669239 ^ -1309649309 = 896827498
# Zero: 0
# Logical Shift Left: 112818957 << 1189058957 =
                                                 0
# SLTI: -1295874971 0 -1992863214
# Branch_taken 0
# Branch taken 0
# Branch taken 0
# ALU Control: 57
# operand_A: -482925370
# operand B: -487095099
# ALU result:
# Zero: 0
# Branch_taken 0
# JALR target
# hold_pipeline 0
# ALU_Control: 42
# operand_A: 1924134885
# operand B: -1143836041
# ALU result:
# Zero: 0
# Branch_taken 0
# JALR target
# hold pipeline 0
# ALU Control: 18
# operand A: 1206705039
# operand B: 2033215986
# ALU result:
# Zero: 0
# Branch taken 1
# JALR target
# hold_pipeline 0
```