

## The Enhanced Graphics Instruction Set.

### 1. STA Immediate

WILMA HAS TO REMEMBER  
THAT CHAIN IS ON/OFF

1ST BYTE

0 0 T T T T T T  
0 1 T T T T T T

unchained  
chained &  
Data

2ND BYTE

D D D D D D D D

### 2. Load/Operate Immediate Indirect

1ST Byte 1 0 0 |<sup>OP CODE TO SUBS</sup> C C G P P P P

2ND Byte 1 0 | C C G P P P P

unchained  
chained  
dummy data

### 3. STA Indirect

1ST Byte 1 1 T T T T T T

2ND Byte

0 0 0 X X P P P

0 0 1 X X P P P

0 1 0 X X P P P

0 1 1 X X P P P

1 0 0 X X P P P

1 0 1 X X P P P

1 1 0 X X P P P

1 1 1 X X P P P

bit 7 = transpose

C = substitute opcode

bit 6 = nibble swap

P = pointer

bit 5 = chain

D = DATA

T = TIA ADDRESS

# The Enhanced Graphics Instruction Set.

## 1. STA Immediate TIA+\$40

1ST BYTE	0 0 T T T T T T	Unchained
	0 1 T T T T T T	chained
2ND BYTE	D D D D D D D D	Data

## 2. Load/Operate Immediate Indirect

1ST Byte	1 0 0 c c % p p p	unchained
2ND Byte	1 0 c c % p p p x x x x x x x x	chained dummy data

## 3. STA Indirect

1ST Byte 1 1 T T T T T T

2ND Byte

0 0 0 x x p p p
0 0 1 x x p p p
0 1 0 x x p p p
0 1 1 x x p p p
1 0 0 x x p p p
1 0 1 x x p p p
1 1 0 x x p p p
1 1 1 x x p p p

bit 7 = TRANSPOSE

c = substitute opcode

bit 6 = nibble swap


p = pointer


bit 5 = chain

D = DATA

T = TIA ADDRESS

# Pebbles





SCALE: 20X

THIS DRAWING FORMS A PART OF  
NO. 118101 AND WILL BE USED  
IN PLACE OF CUSTOMER'S B.O. NO. 118100

ORIGINATOR: IC

CUSTOMER: PVI

DEVICE TYPE:

PACKAGE TYPE: 28 Leads Plastic

DIE SIZE: 118 X 101 ~

PAD SIZE: 150 X 150

APPROVAL:


ENG:   

OP:   


QA:   

EFF DATE: 11/5/


MAX CLOCK  
MAX ADDR SETUP  
MAX DATA SETUP




MAX CLOCK  
MAX ADDR  
TYP DATA




MAX CLOCK  
TYP ADDR  
MAX DATA




MAX CLOCK  
TYP ADDR  
TYP DATA



THIS IS THE TIMING:




CYCLE IN VCS IS BURST/3 =  $1.19 \text{ ms}$   
~~ms~~  
 $= 838.09 \text{ ns}$  cycle time



THE LINK CIRCUIT MUST GUARANTEE THAT  
THE DATA STROBE OCCURS WITHIN THE  
DATA VALID WINDOW


- 1.) ADDRESS CAN BE VALID ANYWHERE FROM ~~0~~ <sup>30ns</sup> TO 300ns  
into cycle (typ 100)
- 2.) RISING EDGE OF  $\phi_2$  CAN FALL ANYWHERE FROM  
 $379_{\text{ns}}$  TO  $409_{\text{ns}}$  into cycle
- 3.) DATA VALID CAN OCCUR ANYWHERE FROM  $0$  TO  $200_{\text{ns}}$   
AFTER RISING EDGE OF  $\phi_2$  (typ 150)

$\therefore$  DATA CAN BE VALID <sup>STARTING</sup> ANYWHERE FROM  $379_{\text{ns}}$   
TO  $609_{\text{ns}}$  into cycle



135

100 min data valid



VALID ADDRESS CAN OCCUR

AS CLOSE AS 479 ns TO  $\phi_2$  RISING EDGE

OR AS FAR AS 379 TO  $\phi_2$  RISING EDGE

$\therefore$  VALID ADDRESS CAN OCCUR

AS CLOSE AS 309 ns TO KNOWN VALID DATA

OR AS FAR AS 579 ns TO KNOWN VALID DATA

IF YOU PICK 579 ns and system is ~~worst~~ case

YOUR DATA STROBE WILL OCCUR 879 ns AFTER START OF CYCLE  
WHICH IS OUTSIDE OF <sup>KNOWN</sup> DATA VALID WINDOW (by 10ns)

IF YOU PICK 309 ns and system is best case

YOUR DATA STROBE WILL OCCUR 339 ns AFTER START OF CYCLE WHICH IS OUTSIDE OF KNOWN DATA VALID WINDOW  
~~(by 270 ns)~~.

WITH 550 ns O.S.

1.- Typical case ( $T_{ADS} = 100$ ,  $T_{MDS} = 150$ )

2.- WORST CASE (UNREALISTIC)


3.- BEST CASE (UNREALISTIC)

4.- WORST CASE TRACKING

5. - BEST CASE TRACKING

If o.s. is 550 ns  
typ case is

If typical case is used,



O.S. = 469 ns TO START OF DATA VALID

TRIGGER OFF ADDR DECODE AND WAIT



619 ns

You want a number you can add to 300 and  
get less than ~~or equal~~ to 868  
and which you can add to 30 and get  
greater than ~~or equal~~ to 609

$$\boxed{\begin{cases} 609 < A + 300 < 868 \\ 609 < A + 30 \leq 868 \end{cases}}$$

I need 10 ns!!

}



USING THE FACT THAT ADDRESS AND DATA TRACK EACH OTHER:

IF ~~ADDR~~<sup>TDS</sup> IS 300ns DATA IS PROBABLY 200  $\therefore 609 < 300 + A < 868$





IF ADDR IS 30 DATA IS PROBABLY 100  $\therefore \underline{\underline{202}} < 30 + A < 868$


$$\underline{\underline{202}} < 30 + A < 868$$


509

~~A~~

SET STROBE FOR 500 ns







AC CHARACTERISTICS (Ta = 0° C to 70° C, Vdd = +5 ±10% Volts)

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS
T <sub>cyc</sub>	Clock Cycle Time	40	—	1.0	μs
T <sub>ch</sub>	Clock High Width	400	500	600	nS
T <sub>r</sub> , T <sub>f</sub>	Rise/Fall Time	—	—	50	nS
T <sub>ov</sub>	Input to Output Valid Delay	—	—	150	nS
T <sub>oh</sub>	Output Hold Time	30	—	150	nS
T <sub>iw</sub> *	Input to IR Strobe Delay	530	560	590	nS
T <sub>iw</sub> +	IR Strobe Width	600	—	1200	nS
T <sub>res</sub> +	RES Pulse Width	8	—	—	μs

\* Measured with Rext = ±1.0%

+ Measured with  $\Phi_2$  = 1.0 MHz


All outputs measured driving one TTL load and 100 pf.

## DC CHARACTERISTICS (Ta= 0°C to 70°C, Vdd= +5 ±10% Volts)

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS
Vil	Input Low Voltage	—	—	0.8	V
Vih	Input High Voltage	2.0	—	—	V
Ild	Input Load Current	—	—	10	μA
Vol	Output Low Voltage	Vss	—	0.4	V
Voh	Output High Voltage	2.4	—	Vdd	V
Iol	Output Low Current (Sinking)	1.6	—	—	mA
Ioh	Output High Current (Sourcing)	200	—	—	μA
Idd	Supply Current	—	—	50	mA
Cp	Input/Output Capacitance	—	—	10	pf

1	-	01	Vdd	- 28
2	-	02	I13	- 27
3	-	03	I12	- 26
4	-	04	I11	- 25
5	-	05	I10	- 24
6	-	06	I9	- 23
7	-	07	I8	- 22
8	-	08	I7	- 21
9	-	09	I6	- 20
10	-	Rext	I5	- 19
11	-	RES	I4	- 18
12	-	IR	I3	- 17
13	-	02	I2	- 16
14	-	Vss	I1	- 15

#### FRODOCHIP PIN CONFIGURATION



DC CHARACTERISTICS ( $T_a = 25^\circ C$  to  $70^\circ C$ ,  $V_{DD} = 5.5$  to  $10$  Volts)

Symbol

PARAMETER

MIN

MAX

UNITS

 $V_{IL}$ 

Input Low Voltage

V

 $V_{IH}$ 

Input High Voltage

V

 $I_{Ld}$ 

Input Load Current

mA

 $V_{OL}$ 

Output Low Voltage

V

 $V_{OH}$ 

Output High Voltage

V

 $I_{OL}$ Output Low Current  
(Sinking)

mA

 $I_{OH}$ Output High Current  
(Sourcing)

mA

 $I_{dd}$ 


Supply Current

mA

 $C_P$ 

Input/Output Capacitance

nF





AC CHARACTERISTICS (Ta = 0°C to 70°C, Vdd = +5 ±10% Volts)


SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS
$T_{cyc}$	Clock Cycle Time				μs
$T_{ch}$	Clock High Width				nS
$Tr, Tf$	Rise/Fall Time				nS
$Tov$	Input to Output Valid Delay				nS
$Toh$	Output Hold Time				nS
$T_{iw*}$	Input to IR Strobe Delay				nS
$T_{iw+}$	IR Strobe Width				nS
$T_{res+}$	RES Pulse Width				μs

\* Measured with  $R_{ext} = \pm 1.0\%$

+ Measured with  $\Phi_2 = 1.0$  MHz


All outputs measured driving one TTL load and 100 pF.






CONFIDENTIAL

REV 3/14/83  
70000/ 14000





SCALE: 20X

#### BONDING DIAGRAM

FORMS A PART OF

AND WILL BE USED

IN PLACE OF GATE JUMPS P.D.O. NO.

DEFINATOR: 1 >

APPROVAL:

CUSTOMER: PVI

ENG:

DEVICE TYPE: \_\_\_\_\_

OP:


PACKAGE TYPE: 28 Leads Plastic

QA:

DIE SIZE: 118 X 101 ~

EFF DATE: 1/5/

PAD SIZE: 150 X 150



THIS CANNOT BE USED IN THE BONDING DIAGRAM  
NO. FORMS A PART OF  
AND WILL BE USED  
IN PLACE OF STITCHES P/D NO.

SCALE: 20X

**DEFINITION:**

CUSTOMER: P VI

DEVICE TYPE:

PACKAGE TYPE: 28 Leads Plastic

DIE SIZE: 118 X 101 ~

PAD SIZE: 150 x 150

APPROVAL


ENCA

OR :

QA :

EFF


DATE: 1/3/04





LOAD/OPERATE IMMEDIATE (A BYTE, 2 CYCLE)



ADDRESS  
Δ DETECT

6507  
 $\phi_2$









## INSTRUCTIONS FOR USE OF 16K ROM EMULATOR BOARD

The ROM Emulator board is a dual-port 16K byte RAM board. This board uses a COMMODORE 8032 computer as a host for primary software development. After code has been generated, it is downloaded into the dual-port RAM where the target system is then able to execute the code. Connection to the 8032 is made using dual 50-conductor ribbon cables which attach to the MEMORY EXPANSION BUS (J4 and J9) of the 8032. Alternate lines of the cables are grounded on the 8032 and carry the common ground connection to the Emulator board. The 8032 has an external memory expansion capacity of only 4K bytes. Because of this limitation, the 16K byte RAM is treated as four independent 4K banks which are manually selected using a rotary switch. The unoccupied 4K address space in the 8032 is located from \$9000 through \$9FFF. Normally this space is used for internal ROM expansion and buffers prevent accessing data from the external bus. In order to use the Emulator board, a jumper in the 8032 (Jumper M, "ROM 9 OUT") must be installed. Dipswitches provided on the Emulator allow the board to be located on any 4K boundary of the host system. Additional dipswitches allow the bank size to be selected. The Emulator can be configured as one 16K bank (starting on one of the system's four 16K boundaries), two 8K banks (starting on one of the eight 8K boundaries) or four 4K banks (starting on one of the sixteen 4K boundaries). Switching between banks is accomplished manually using the rotary switch. The high order addresses are automatically taken from the host or the rotary switch, depending on the bank configuration selected. This approach allows the Emulator to work with any host system having at least 4K, 8K or 16K bytes of open address space. For operation with the 8032, the address switches should be set to locate the board starting at \$9000 and the bank size switches should be set to four 4K banks. The bank presently accessible to the 8032 is manually selected using the rotary switch.

The Emulator connects to the target system using ribbon cable. Connection can be made to the 44-pin connector, or 24-pin dip header cables can be run from the ROM sockets on the target system to the 24-pin sockets on the Emulator. The board can be configured as either a contiguous 16K byte ROM or two independent 8K byte ROMs. A dipswitch is provided to select the configuration, however certain jumper connections must also be made at the 44-pin connector. Because of this, it is recommended that a special cable be made up for each different ROM application (i.e. contiguous 16K bytes, dual contiguous 8K bytes or dual non-contiguous 8K bytes). Regardless of the configuration selected, there is no limit to the start/end boundaries or the ROM size, as the Emulator is totally controlled by the Chip Selects (negative active) generated by the target system. In other words, the user is free to select any ROM size (16K bytes or less) located anywhere in the target system address space provided the appropriate chip select is generated by the target system. The emulator expects the chip select signals to be brought in via the ribbon cables.

Note that from the point of view of the host system, the Emulator looks like RAM--no write protect is provided. From the point of view of the target system, the Emulator looks like ROM only. The read/write signal from the target system does not go to the Emulator, therefore the target system is not capable of modifying the contents of the Emulator RAM. Whenever a valid select address comes from the host system, the host is automatically given control of the Emulator. That is, the addresses from the host are sent to the Emulator memory and data will either be written or read by the host. If the target system was running out of the Emulator at the time the host access occurred, operation of the target system will most likely be disrupted. Normally the Emulator is accessed by the target system and the host system only gains access when needed, however a switch is provided to remove the Emulator from the target system address space and place it only in the host address space. This switch can be used to prevent bus fights, without disconnecting the Emulator, should another device be installed temporarily in the Emulator address area.

The following tables list the switches and their functions:

The dip switch pack is defined as follows:

1            0

[[[[[[]]]]]	A12	When set to "0", address line 12 of the host system must be low to select the Emulator.
[[[[[[]]]]]	A13	Same as above for host address line 13.
[[[[[[]]]]]	A14	Same as above for host address line 14.
[[[[[[]]]]]	A15	Same as above for host address line 15.
[[[[[[]]]]]	16K	When set to "0", the Emulator appears as one 16K bank to the HOST system.
[[[[[[]]]]]	8K	When set to "0", the Emulator appears as two 8K banks to the HOST.
[[[[[[]]]]]	128K	When set to "0", the Emulator appears as one 16K bank to the TARGET system.

The switches A12, A13, A14 and A15 are the address selector switches which determine where the Emulator appears in the host address space. When a switch is set to "1", the corresponding address line must be high to select the Emulator, when a switch is set to "0", the corresponding address must be low to select the Emulator. Note that as bank size changes, the setting of switch A12 (with two 8K banks) and switch A13 (with one 16K bank) become "don't cares". For use with the 8032, the address switches should be set to \$9000. This is accomplished by setting switch A15 to "1", switch A14 to "0", switch A13 to "0" and switch A12 to "1" (i.e. binary "1001" or decimal "9").

The switches 16K and 8K determine the size of the RAM banks as they appear to the host system. If switch 16K is set to "0", the RAM appears as one 16K bank, the setting of switches A12 and

A13 are irrelevant and the bank selector rotary switch is irrelevant. If switch 8K is set to "0", the RAM appears as two 8K banks, the setting of switch A12 is irrelevant and only positions "0" and "1" of the rotary switch are needed to select one of the two 8K banks. The 8K switch overrides the 16K switch, so if both switches are set to "0", the board appears as two 8K banks. If both switches are set to "1", the RAM appears as four 4K banks, all address switches are active and positions "0" through "3" of the rotary switch are used to select one of the four banks (this is the mode used with the 8032).

The 128K switch should be set to "0" if the Emulator is to appear as 16K contiguous bytes to the TARGET system. If the Emulator is to appear as two independent 8K ROMs, this switch should be set to "1". Appropriate connections must also be made to the 44-pin connector to select the desired configuration (described later).

The "PET ONLY" toggle switch is used to switch the Emulator in or out of the target system memory space. When set to "PET ONLY", the Emulator will not appear in the target system address space and only the host has access. When set to the other position, the Emulator appears in the target system address space at the location determined by the chip selects generated by the target system. The host system will gain access to the Emulator whenever necessary (shutting out the target system at the time of the host access).

The bank select rotary switch is used to select which of the RAM banks is accessible to host system when the Emulator is in a bank mode. If the board is set for two 8K banks, position "0" selects the lower 8K bank for access while position "1" selects the higher 8K bank. Only 8K of the Emulator is accessible to the host in this mode and selection of the desired bank is made manually using the rotary switch. If the board is set for four 4K banks, position "0" selects the lowest 4K bank, position "1" the next 4K bank, position "2" the next 4K bank and position "3" the highest 4K bank. On the 8032, with the Emulator appearing in the 16K block of the target system from \$C000-\$FFFF, the following bank configuration is used:

8032      Rotary Switch	Target System	
Address	Position	Address
\$9000-\$9FFF	"0"	\$C000-\$CFFF
\$9000-\$9FFF	"1"	\$D000-\$DFFF
\$9000-\$9FFF	"2"	\$E000-\$EFFF
\$9000-\$9FFF	"3"	\$F000-\$FFFF

## ADDENDUM TO 16K ROM EMULATOR BOARD

The board provided for use as a FRODO developement system has been specially modified. Another toggle switch has been added to the upper right-hand corner which allows the Emulator to appear to the target system as either 16K bytes of ROM from \$C000-\$FFFF or two 8K byte ROMS from \$A000-\$BFFF and \$E000-\$FFFF. In the 16K mode, the Emulator is used to emulate the Operating System/Basic ROM (OSROM). In the two 8K mode, the Emulator is used to emulate 8K bytes of Operating System ROM (OSROM, from \$E000-\$FFFF) and 8K bytes of cartridge ROM (CROM, from \$A000-\$BFFF). When in the two 8K mode, the rotary switch positions "0" and "1" select the OSROM banks and positions "2" and "3" select the CROM banks for the host system. The "128K" dipswitch has no effect.

# FRODO EXPANSION CONNECTOR

1	GND
2	<del>CLOCK</del> +S
3	<del>RESET</del> CROM
4	<del>RESET</del> RESET
5	<del>RESET</del> Ø2
6	<del>I/O</del>
7	CB2
8	CB1
9	D7.
10	D6
11	D5
12	D4
13	D3
14	D2
15	D1
16	DO
17	SYNC
18	RDY.
19	GR/W
20	<del>RAM2</del>
21	<del>RAM3</del>
22	GND

A	GND
B	+S
C	<del>IRQ</del>
D	<del>R/W</del>
E	<del>NMI</del>
F	<del>IIS</del>
G	<del>RESET</del>
H	J14
I	J13
K	A12
L	A11
M	A10
N	A9
P	A8
R	A7
S	A6
T	A5
U	A4
V	A3
W	A2
X	A1
Y	A0
Z	<N/A>

# PROTOTYPE ONLY


## FRODO EXPANDO

1 -	GND	✓	A -	GND	-
2 -	+5	✓	B -	CROM	(LS OUTPUT)
3 -	+5	{ 150ma MAX CURRENT	C -	RES	(LS OUTPUT)
4 -	IRQ	(O.C. 10K PULL-UP)	D -	NMI	(O.C. 10K PULL-UP)
5 -	R/W	(MOS w/ 1 LS LOAD) ✓	E -	Φ2	(LS OUTPUT)
6 -	I/O	(LS OUTPUT)	F -	A15	(mos w/ 1 LS LOAD)
7 -	RAM2	(LS OUTPUT)	H -	A14	
8 -	RAM3	(LS OUTPUT)	J -	A13	
9 -	CB2	(mos)	K -	A12	
10 -	CB1	(mos)	L -	A11	
11 -	SYNC	(mos)	M -	A10	
12 -	RDY	(10K PULL-UP)	N -	A9	
13 -	GR/W	(LS OUTPUT)	P -	A8	
14 -	D7	(mos) █	R -	A7	
15 -	D6		S -	A6	
16 -	D5		T -	A5	
17 -	D4		U -	A4	
18 -	D3		V -	A3	
19 -	D2		W -	A2	
20 -	D1		X -	A1	
21 -	D0		Y -	A0	
22 -	GND		Z -	GND	

# HOW TO ADD A RAM CARTRIDGE TO FRODO:


2x4 4K:

(EXTENDS SYSTEM  
TO 8K RAM)




BEYOND 1ST 8K:

74LS139



THIS DECODES INTO A JUMPER SELECTABLE 8K BLOCK  
WHICH IS THEN DECODED DOWN TO 8K BLOCKS

## HOW TO ADD AN I/O CARTRIDGE TO FRODO:




\* MUST HAVE BOTH  
NEGATIVE AND POSITIVE  
CHIP SELECTS

ETC DOWN TO A4

CHIPS LIVE AT  
9800-980F  
9400-940F  
9200-920F  
9100-910F  
9080-908F  
9040-904F  
9020-902F  
9010-901F

## HOW TO ADD A ROM CARTRIDGE TO FRODO:



## LOADING:

VCS: DATA BUS: 1 LS LOAD

ADDR BUS: 1 LS LOAD EXCEPT:

A5: 2 LS

A7: 2 LS

A1-A3: 2 LS

A12: 2 LS, 10k $\Omega$  PULL-UP

## FRODO:

DATA BUS: EXPANSION CONNECTOR

ADDR BUS: ~~1 LS~~ + 1 LS LOAD AND EXPANSION CABLE

6522 CAR: 4 LS

Rlw: 1 LS

CLEAR SHOULD SET ROW, COL, ROFFSET TO 0 AND SCROLL TO FOO0

HOME SHOULD SET TO ROFFSET, 0

HOME = 0,0  
ROW = 20  
ROFFSET = 0  
SCROLL = F000

0
1
⋮
19
20

CLEAR INT 0 → 96  
HOME = 1,0  
ROW = 20  
ROFFSET = 0  
SCROLL = F000 + 96

1
2
⋮
20
0

CLEAR OUT 92 → 192

HOME = 2,0  
ROW = 20  
ROFFSET = 0  
SCROLL = F000 + 2 \* 96

2
3
⋮
0
1

VRAM = F000 + 192

HOME = 20,0  
ROW = 20  
ROFFSET = 0  
SCROLL = F000 + 20 \* 96

20
0
⋮
18
19

OVER  
FLOW  
RESET

HOME = 0,0  
ROW = 20  
ROFFSET = 0  
SCROLL = F000

0
1
⋮
19
20

VRAM

\* ROFFSET  
CULD WORK  
1 OF 2 WAYS

1. TRACKS ROW UNTIL  
SCROLL TIME,  
THEN WRAPS
2. STAYS ZERO UNTIL  
SCROLL THEN INCREMEN  
ON EACH SCROLL AND  
WRAPS

ROFFSET SHOULD INCREMENT EVERY SCROLL TIME.


RESET OF ~~SCRNPT~~ SCROLL ON OVERFLOW SHOULD  
RESET ROFFSET, SO DONT NEED TO KEEP  
TRACK

~~SCRNPT~~ ~~LDA SCRNPRT~~  
~~ADD~~  
INC ROFFSET  
SCROLL ~~CLC~~

LDA SCRNPRT  
ADC #96  
BCC NOADD  
INC SCRNPRT+1  
LDA SCRNPRT+1  
CMP #  
BNE NRST  
LDA SCRNPRT  
CMP #  
BNE NRST



LDA ~~#0~~  
STA SCRNPRT  
LDA #0  
STA SCRNPRT  
STA ~~#0~~ ROFFSET  
~~NOADD~~  
~~NRST~~

NORST  
LDEP  
LDEP  
LDY #95  
STA (VRAM),Y  
DEY  
BPL ~~NOADD~~ LI



VCS

PUI




SOUND & FREQ	
<del>SOUND</del>	
FFF2	SOUND A FREQ
FFF3	SOUND A VOL   SOUND B VOL
SOUND B FREQ	
FFF4	SOUND B CNT   SOUND B VOL
FFF5	MODE (BIT MAP, CHAR)
FFF6	BORDER COL / LUM
FFF7	BGND COL / LUM
FFF8	FGND COL / LUM
FFF9	FRAME BLANK
FFFA	SCN PNT L
FFFB	SCN PNT H
FFFC	RESET L
FFFD	RESET H
FFFE	IRQ L
FFFF	IRQ H

J - 255

SCROLL

## IMPORTANT THINGS:

- 1.) BASIC SHOULD BE ABLE TO SET COLOR/LUM OF FOREGND AND BACKGND (AND BORDER WHEN IN BIT MAP MODE).
- 2.) There should be two GRAPHICS MODES;  
TEXT (USING INTERLEAVED DISPLAY IN WHICH YOU CAN SET FOREGND AND BACKGROUND COLOR/LUM BUT BORDER IS ALWAYS BLACK AND NO PLOTTING IS AVAILABLE)  
HIRES (USING FLASHING DISPLAY. FOREGND, BACKGROUND AND BORDER COLOR/LUM ARE SELECTABLE. PLOTTING IS AVAILABLE IN A 96H X 168V array. Characters can also be printed just as in text mode ).
- 3.) ALL communication between our CPU and VCS should occur at VBLANK time & could go something like this:



# FRODO

## BASIC

STANDARD MICROSOFT

- MATH PACKAGE
- STRINGS
- PLUS GRAPHICS/SOUND ENHANCEMENTS

OR

ATARI SHEPARDSON BASIC

### O.S.

SCREEN EDITOR

- AUTO CRSR RPT (RPT ALL KEYS?)
- INS/DEL
- TYPEOVER
- HOME/CLR AND CRSR POSITIONING

DEVICE DRIVERS

- AUDIO CASSETTE
- PRINTER
- HOOKS TO DOS/COMPUTER CONTROLLED MASS STORAGE
- MODEM

→ MAY BE PLUG-IN ROM  
OR MAY BE INTELLIGENT PERIPHERAL

..... PERHAPS HP-IL DRIVER IN PLACE OF  
PRINTER / DOS

# FRODO

## BASIC ENHANCEMENTS:

### 1) 2 GRAPHICS MODES:

A) TEXT

B) BIT MAP

1.) ABILITY TO WRITE TEXT IN BIT MAP MODE

← 2.) POSSIBLE SPLIT SCREEN?

### 2) COLOR - SETCOLOR COMMAND SPECIFY:

FOREGROUND/BACKGROUND COLOR/LUM  
BORDER

### 3) SOUND - SOUND COMMAND SPECIFY:

A) WHICH SOUND REG

B) PITCH/VOLUME

C) AUDIO MODE (1 OF THE VCS MODES)

### 4) READ PADDLES - COULD BE REALLY DIFFICULT. MUST BE DIGITIZED BY VCS IN REAL-TIME

### 5) READ JOYSTICKS

### 6) READ CONSOLE SWITCHES

### 7) PLOT, DRAW COMMANDS (WHATEVER CAN BE FIT. IE: PLOT [0,1], X,Y TO A,B TO...)

LOCATE X,Y

PAINT [0,1] X,Y

CIRCLE

BOX

READ COLORS, GRAPHICS MODE, CURSOR POSITION

ETC

OTHER FEATURES OF TURBO BASIC

OR MICROSOFT COLOR BASIC?

[screen mode] 0 - 24x21 char  
1 - bit map

- [register to read]

[foreground color/lum]

[background color/lum]

2X [frequency 5 bits]  
[volume 4 bit]  
[modifiers 4 bit]

[border color/lum]

[blank frames]

[scroll / next scroll]

CSAVE

CLOAD

{BLOAD

~~CLS n,n,n/n mode, foreground, background, border~~

CLS mode

~~COLOR foreground, background, border~~

~~COLOR 1-3 color, luminosity~~

? PRINT #1 } (LIST)

? INPUT #1 } (TERM)

OPEN DEV

CLOSE

Reset

D/W

L

R

KEY

BACK

FORE

BORDER

PAD0

PAD1

JOY1(S)

JOY2(G)

G5

COLOR=1

SIZE=?

ROT=

SOUND freq, mode, volume

CHAR #1 "

PLOT 22

LINE 1,1,10,10

PRINT 0xy

DRAW X,Y, "UUULLLDDD", B F R

PAINT

GET

PUT

!

a	"Reset"	1
b	B/W /Color"	1
c	Left difficulty	1
d	Right difficulty	1
e	game select	1
f	<del>scr</del>	
f	Joystick	1 5
g	Joystick	2 5
h	Paddle	1 8?
i	paddle	2 8?
j	paddle fire	1
k	paddle fire	1

Reg 0  
 scr write

[a | b | c | d | e | f | g | h]

Reg 1

[f | f | f | f | f | ] (scr)

Reg 2

[g | g | g | g | g | ] (scr)

Reg 3

[z | z | z | z | z | ] (jcr)

Reg 4

[h | h | h | h | h | ] (scr)

CSAVE

CLOAD

{BLOAD

CLS n,n,n mode, foreground, background, border

CLS mode

COLOR foreground, background, border

COLOR 1-3 color, luminosity

? PRINT #1 {LIST}

? INPUT #1 } (TERM)

OPEN DEV

CLOSE

Reset	KEY	PAD0	X	)	G5
B/W	BACK	PAD1	Z	)	COLOR=2
L	FORE	JOY1	S	)	SIZE 3
R	BORDER	JOY2	G	)	ROT =

SOUND freq, mode, volume

line number

CHAR #,

PLOT 2,2

LINE 1,1,10,10

PRINT 0xy

DRAW x,y, n uuuLLl(DD) , B F R

PAINT

GET

PUT

- 1 VCS \*
- 2 Frodo \*
- 3 Dual port ram board.
- 4 Development that can assemble Microsoft BASIC.

WAD?

EFFICIENCY G 22-106  
CROSS SECTION 10 X 10 TO INCH

10/1

① Fcc can ② 10/14 ③ Prototype cans ④ 10/12 initial fcc

10/13 Final fcc

⑤ PC chipout ⑥ 10/16 delivery

⑦ DRAFTING

⑧ PC Equip

⑨ PC Proto

⑩ Power Supply

⑪ PS samples

⑫ UL samples

⑬ Sec. Spec.

⑭ Sec. Spec. No Way And Don't Have

⑮ Initial Form

⑯ 10/16

⑰ 10/17 Equipment To Problem Or Design

⑱ 10/18

⑲ 10/19

⑳ 10/20

㉑ 10/21

㉒ 10/22

㉓ 10/23

㉔ 10/24

㉕ 10/25

㉖ 10/26

㉗ 10/27

㉘ 10/28

㉙ 10/29

㉚ 10/30

㉛ 10/31

㉜ 10/32

㉝ 10/33

㉞ 10/34

㉟ 10/35

㉟ 10/36

㉟ 10/37

㉟ 10/38

㉟ 10/39

㉟ 10/40

㉟ 10/41

㉟ 10/42

㉟ 10/43

㉟ 10/44

㉟ 10/45

㉟ 10/46

㉟ 10/47

㉟ 10/48

㉟ 10/49

㉟ 10/50

㉟ 10/51

㉟ 10/52

㉟ 10/53

㉟ 10/54

㉟ 10/55

㉟ 10/56

㉟ 10/57

㉟ 10/58

㉟ 10/59

㉟ 10/60

㉟ 10/61

㉟ 10/62

㉟ 10/63

㉟ 10/64

㉟ 10/65

㉟ 10/66

㉟ 10/67

㉟ 10/68

㉟ 10/69

㉟ 10/70

㉟ 10/71

㉟ 10/72

㉟ 10/73

㉟ 10/74

㉟ 10/75

㉟ 10/76

㉟ 10/77

㉟ 10/78

㉟ 10/79

㉟ 10/80

㉟ 10/81

㉟ 10/82

㉟ 10/83

㉟ 10/84

㉟ 10/85

㉟ 10/86

㉟ 10/87

㉟ 10/88

㉟ 10/89

㉟ 10/90

㉟ 10/91

㉟ 10/92

㉟ 10/93

㉟ 10/94

㉟ 10/95

㉟ 10/96

㉟ 10/97

㉟ 10/98

㉟ 10/99

㉟ 10/100

㉟ 10/101

㉟ 10/102

㉟ 10/103

㉟ 10/104

㉟ 10/105

㉟ 10/106

㉟ 10/107

㉟ 10/108

㉟ 10/109

㉟ 10/110

㉟ 10/111

㉟ 10/112

㉟ 10/113

㉟ 10/114

㉟ 10/115

㉟ 10/116

㉟ 10/117

㉟ 10/118

㉟ 10/119

㉟ 10/120

㉟ 10/121

㉟ 10/122

㉟ 10/123

㉟ 10/124

㉟ 10/125

㉟ 10/126

㉟ 10/127

㉟ 10/128

㉟ 10/129

㉟ 10/130

㉟ 10/131

㉟ 10/132

㉟ 10/133

㉟ 10/134

㉟ 10/135

㉟ 10/136

㉟ 10/137

㉟ 10/138

㉟ 10/139

㉟ 10/140

㉟ 10/141

㉟ 10/142

㉟ 10/143

㉟ 10/144

㉟ 10/145

㉟ 10/146

㉟ 10/147

㉟ 10/148

㉟ 10/149

㉟ 10/150

㉟ 10/151

㉟ 10/152

㉟ 10/153

㉟ 10/154

㉟ 10/155

㉟ 10/156

㉟ 10/157

㉟ 10/158

㉟ 10/159

㉟ 10/160

㉟ 10/161

㉟ 10/162

㉟ 10/163

㉟ 10/164

㉟ 10/165

㉟ 10/166

㉟ 10/167

㉟ 10/168

㉟ 10/169

㉟ 10/170

㉟ 10/171

㉟ 10/172

㉟ 10/173

㉟ 10/174

㉟ 10/175

㉟ 10/176

㉟ 10/177

㉟ 10/178

㉟ 10/179

㉟ 10/180

㉟ 10/181

㉟ 10/182

㉟ 10/183

㉟ 10/184

㉟ 10/185

㉟ 10/186

㉟ 10/187

㉟ 10/188

㉟ 10/189

㉟ 10/190

㉟ 10/191

㉟ 10/192

㉟ 10/193

㉟ 10/194

㉟ 10/195

㉟ 10/196

㉟ 10/197

㉟ 10/198

㉟ 10/199

㉟ 10/200

㉟ 10/201

㉟ 10/202

㉟ 10/203

㉟ 10/204

㉟ 10/205

㉟ 10/206

㉟ 10/207

㉟ 10/208

㉟ 10/209

㉟ 10/210

㉟ 10/211

㉟ 10/212

㉟ 10/213

㉟ 10/214

㉟ 10/215

㉟ 10/216

㉟ 10/217

㉟ 10/218

㉟ 10/219

㉟ 10/220

㉟ 10/221

㉟ 10/222

㉟ 10/223

㉟ 10/224

㉟ 10/225

㉟ 10/226

㉟ 10/227

㉟ 10/228

㉟ 10/229

㉟ 10/230

㉟ 10/231

㉟ 10/232

㉟ 10/233

㉟ 10/234

㉟ 10/235

㉟ 10/236

㉟ 10/237

㉟ 10/238

㉟ 10/239

㉟ 10/240

㉟ 10/241

㉟ 10/242

㉟ 10/243

㉟ 10/244

㉟ 10/245

㉟ 10/246

㉟ 10/247

㉟ 10/248

㉟ 10/249

㉟ 10/250

㉟ 10/251

㉟ 10/252

㉟ 10/253

㉟ 10/254

㉟ 10/255

㉟ 10/256

㉟ 10/257

㉟ 10/258

㉟ 10/259

㉟ 10/260

㉟ 10/261

㉟ 10/262

㉟ 10/263

㉟ 10/264

㉟ 10/265

㉟ 10/266

㉟ 10/267

㉟ 10/268


㉟ 10/269

㉟ 10/270

㉟ 10/271

㉟ 10/272

㉟ 10/273



# FREP/WILMA COMBO

13	VAO - VA12
14	RAO - RA13
8	RDO - RD7
8	VDO - VD7
-	<u>∅<sub>o</sub></u>
-	SREN
-	VSS
-	VDD
-	REXT
-	VDATL (IRQ)
-	XTAL IN
-	R/W IN
-	GR/W OUT
-	LINK CS
<hr/>	
-	RAM CS
-	Rom CS

55 PINS

# FRED / WILMA / FRODO COMBO

/	13	VAO-VA12	(FOR VCS ADDR DECODING + MULTIPLEXING)
/	14	RAO-RA13	(BUBBLE+ADDR OUTPUT)
/	8	RDO-RD7	(BUBBLES DATA)
/	8	VDO-VD7	(VCS DATA)
/	-	<u>∅<sub>o</sub></u>	(USED FOR TIMING, OSC, GR/W)
/	-	SREN	(CONTROLS MULTIPLEXING, DECODING AND BUBBLES TRI-STATE)
/	-	VSS	
/	-	VDD	
/	-	REXT	(SETS WRITE STROKE FOR LINK AND REGISTERS)
/	-	VDATL (IRQ)	(USED TO ALLOW VCS TO INTERRUPT 6502)
/	-	XTAL IN (osc)	
/	-	R/W IN	
/	-	GR/W OUT	
/	-	RESET OUT	
/	5	A11-A15	
/	-	CRDM	
/	-	RAM0	
/	-	RAM1	
/	-	RAM2	
/	-	RAM3	
/	-	SRAML	
/	-	SRAMH	
/	-	I/O	

VCS INTERFACE

66

PINS

6502

INTERFACE

BEDROCK  
MEETS  
MIDDLE  
EARTH  
CHIP

CART  
INTER-  
FACE

RA11 RA10 RA9 RA8 RA7 RA6 RA5 RA4 RA3 RA2 RA1 RA0

Xtal

∅<sub>o</sub> OUT

VDATL (IRQ)

3. STORE IMMEDIATE  
(command mode 3)  
(AUTOMATIC STA GENERATION)

BIT 7 = 0  
BIT 6 = INSTRUCTION CHAIN  
5 - 0 = TIA REGISTER

2ND BYTE

8 BITS OF DATA

D03E  
C02F  
RESERVED

2D - SOFT RESET  
2E -  
2F -

30 - 3F → ASSUMES WRITE  
TO POINTER REGISTERS

BREAKTHRU!

Berkshire Hotel

(212) 753-5800

(212) 691-1459

# FULL - BUBBLES

## COMMAND BYTES

1. GENERATE OP-CODE BIT 7,6 1st M code = 10  
(Command mode 1)

5,4      00 = GIVE DATA  
          01 = RETURN STATUS  
~~10~~ RESERVED  
~~11~~     "

~~DATA~~ 3,2,1,0 → OP CODE LIST

0	LDA#	5	EOR#
1	LDX#	6	ADC #
2	LDY#	7	CMP#
3	ORA#	8	CPX #
4	AND#	9	CPY #
A	SBC#	B-F	UNUSED
I			

2ND M code byte

BIT 7 - INSTRUCTION CHAIN (following data is M code)

BIT 6 - REVERSE BYTE

BIT 5 - bubble swap

BIT 4 - 0=bubble 1=pointer


BIT 3,2,1,0 = pointer select


↳ 0=pointer or direct


2. BUS STUFF  
(Command mode 2)  
(STA ZERO PAGE  
AUTO GENERATE)

7,6 1st M code = 11  
5-0 TIA ADDRESS

2ND M code byte same as above







# PLA

$$\frac{Y_{000}}{Z_{FFF}} \overline{\text{LINK}} = A15 \cdot \overline{A14} \cdot \overline{A13} \cdot A12 \cdot \overline{A11}$$

$$\frac{Y_{000}}{Z_{0FF}} \overline{\text{CROM}} = A15 \cdot \overline{A14} \cdot A13$$

$$\frac{Y_{000}}{Z_{1FF}} \overline{\text{RAM2}} = \overline{A15} \cdot \overline{A14} \cdot \overline{A13} \cdot A12 \cdot \overline{A11}$$

$$\frac{Y_{000}}{Z_{1FF}} \overline{\text{RAM3}} = \overline{A15} \cdot \overline{A14} \cdot \overline{A13} \cdot A12 \cdot A11$$

$$\frac{Y_{000}}{Z_{0FF}} \overline{I/O} = A15 \cdot \overline{A14} \cdot \overline{A13} \cdot A12 \cdot A11$$

$$\frac{Y_{000}}{Z_{0FF}} \overline{\text{RAM1}} = \overline{A15} \cdot \overline{A14} \cdot \overline{A13} \cdot \overline{A12} \cdot \overline{A11}$$

$$\frac{Y_{000}}{Z_{0FF}} \overline{\text{RAM}\phi} = \overline{A15} \cdot \overline{A14} \cdot \overline{A13} \cdot \overline{A12} \cdot \overline{A11}$$

$$\frac{Y_{000}}{Z_{0FF}} \overline{\text{SRAML}} = A15 \cdot \overline{A14} \cdot \overline{A13} \cdot \overline{A12} \cdot \overline{A11} + \overline{\text{VA12}} \cdot \overline{\text{VA11}} \cdot \overline{\text{SREN}}$$

$$\frac{Y_{000}}{Z_{0FF}} \overline{\text{SRAMH}} = A15 \cdot \overline{A14} \cdot \overline{A13} \cdot \overline{A12} \cdot A11 + \overline{\text{VA12}} \cdot \text{VA11} \cdot \overline{\text{SREN}}$$

$$VCSSEL = \overline{\text{VA12}} \cdot \overline{\text{VA7}} \cdot \text{VA5} \cdot \text{VA3} \cdot \text{VA2} \cdot \text{VA1}$$

PRODUCCHIP (INTERNAL MATRIX)

$$\overline{\text{LINK}} = \overline{A15} + A14 + A13 + \overline{A12} + A11$$

$$\overline{\text{CROM}} = \overline{A15} + A14 + \overline{A13}$$

$$\overline{\text{RAM2}} = A15 + A14 + A13 + \overline{A12} + \overline{A11}$$


$$\overline{\text{RAM3}} = A15 + A14 + A13 + \overline{A12} + \overline{A11}$$

$$\overline{I/O} = \overline{A15} + A14 + A13 + \overline{A12} + \overline{A11}$$

$$\overline{\text{RAM1}} = A15 + A14 + A13 + A12 + \overline{A11}$$


$$\overline{\text{RAM}\phi} = A15 + A14 + A13 + A12 + A11$$

$$\overline{\text{SRAML}} = \overline{A15} + A14 + A13 + A12 + A11 + \overline{\text{SREN}} \\ \cdot \overline{\text{VA12}} + \text{VA11} + \text{SREN}$$



$$\overline{\text{SRAMH}} = \overline{A15} + A14 + A13 + A12 + \overline{A11} + \overline{\text{SREN}} \\ \cdot \overline{\text{VA12}} + \overline{\text{VA11}} + \text{SREN}$$

$$VCSSEL = \text{VA12} + \overline{\text{VA7}} + \overline{\text{VA5}} + \overline{\text{VA3}} \\ + \overline{\text{VA2}} + \overline{\text{VA1}}$$



FROD  
INTERNAL  
MATRIX

VAS

VATI

144

871

1

1  
CROM

RAMQ

३८८

1

1


580

18

KSEN

 NORTON  
42381 50 SHEETS 3 SQUARE  
42382 100 SHEETS 3 SQUARE  
42383 100 SHEETS 3 SQUARE

16 BITS 32 processor cycles



AB

16 14 12 10 8 6 4 2 1 15 13 11 9 7 5 3 17 19 18 20 16 14 12 10 8 6 4 2 1 15 13 11 9 7 5 3 17 19 18 20

## AUDIO:

CHANNEL # at PIN 13

TOP CLOCK MAY BE 2K+SYNC

Φ NOTHING

1 4BIT POLY CTR

2 SWVVER CLKIN TO 4 BIT POLY  
~~7.4~~ 7.4 usc period  
~  $\frac{1}{15}$  seconds right

3 BIZARRE ~~NO~~ SLEWING BITS.  
(POLY CLKING OUT?)

4 ±2

5 ±2

6 ~~±3~~ ( $15.5 \times 2$ ) ±15.5

7 POL Counter PERIOD  
3 bit SYNCs  
5BIT POLY ±2

8 LONG POLY (9BIT) PERIOD OVER 6ms ( $511 \times 63 \mu\text{sec}$ )  
 $= 30 \mu\text{sec}?$

9 5 BIT POLY COUNT

A ~~TIME IS DIFFERENT~~ ~~SET CYCLE~~  
±15.5

B ALL 1's SET

C DIVID BY 3 CURRENT Toggles  
IN TIME CYCLES

D SAME AS C

E ±45.5

F 5BIT POLY PATTERN, SCALES ±3

SET

$$\begin{aligned}\phi_9 &= 0 \\ \phi_8 &= 2 \\ \phi_7 &= 4 \\ \phi_6 &= 3\end{aligned}$$

$$\begin{aligned}L_2 &= P_1 \cap \bar{P}_7 \\ L_1 &= P_1 \cap S \\ L_4 &= P_1 \cap S\end{aligned}$$

C51B	OK	P4
C51C	OK	P1
C51D	OK	M4
C51E	OK	M1
C51F	OK	BL
C54D	OK	PF2
C50E	OK	PF1
C50F	OK	PF4

PF      P4      P1      M4      M1      BL

### COLLISION MATRIX

X0	M0 · P1	M1 · P4
X1	M1 · P4	M4 · P1
X2	P4 · PF	P4 · BL
X3	P1 · PF	P1 · BL
X4	M4 · PF	M4 · BL
X5	M1 · PF	M1 · BL
X6	BL · PF	✗
X7	P4 · P1	M4 · M1

V DISPLAY

P4

STRESSED BY P1

P1

STRESSED BY P4

BL

STRESSED BY P1

LOVES  
R (0 & t)

MSB OF VBLANK Gounds FOR INITS


BITS [5,4] OF  $\Phi_4, \Phi_5, \Phi_A$  SET SIZE

OF 1 BIT OBJECT

00	1 clock
01	2 clocks
10	4 clocks
11	8 clocks

BITS [2,1,0] SET NUMBER / SIZE OF ACTIV


	10	4	12	16	20	24	28	32	34	36	38	40	41	43	45	46	47	48	49	50	51
000																					SINGLE +1
001																					DOUBLE +1
010																					DOUBLE +1
011																					TRIPLE +1
100																					DOUBLE +1
101																					SINGLE +2
110																					TRIPLE +1
111																					QUADRUPLE +4



REFLECT (=1) DEPART (=0)  
SCORE (=1) OVER PLACES  
TRANSIT (=1)

# WRITE ADDRESS Summary.

ADDRESS	7 6 5 4 3 2 1 0	NAME	SIMPLE DESCRIPTION
CO		VSYNC	<del>VERTICAL</del> VERTICAL SYNC
DI		VBLANK	VERTICLE BLANK, DISCHARGE CAPS.
D2	— STROBE —	WSYNC	HALT PROCESSOR UNTIL HSYNC
D3	— STROBE —	RESET	RESET + HSYNC COUNTER
D4	— 1 — + +	NUSIZL	SIZE OF MISSILE NUMBER + SIZE OF MISSILE
D5	— 1 — + +	NUSIZR	" "
D6	1 1 1 1 1 -	COLUMN P4	COLUMN / COLUMN NUMBER PATTERN 4
D7	1 1 1 1 1 -	" PI	PATTERN 1
D8	1 1 1 1 1 -	" P4	<del>REFLECT</del> P4
D9	1 1 1 1 1 -	" BR	BACKGROUND
DA	— 1 — + +	PFCTL	BSIZE / PF: PRIORITY, COLOR, REFLECT
DB		REF P4	REFLECT P4 > L7+1 J7+8
DC		REF PI	REFLECT PI
DD	101111	PFZ	<del>PLAYFIELD</del> Z
DE	110111111110	PF1	<del>PF</del> 1
DF	110111111110	PF2	<del>PF</del> 0
I0	— Strobe —	RESPI	Reset Horizontal position P4
I1	— strobe —	PI	RESET Horizontal Position P1
I2	— strobe —	M4	ME
I3	— strobe —	M1	M1
I4	— strobe —	BL	BL
I5		AUDIO	AUDIO CONTROL 4
I6		" 1	" " 1
I7		AUDIO	AUDIO FINEADJ 4
I8		" 1	" " 1
I9		AUDV4	AUDIO VOLUME 4
IA		" 1	" " 1
IB		GRP4	GRAVELS P4
IC		GRP1	P1
ID		GRM4	M4
IE		GRM1	M1
IF		GRBL	BL
I0		HMP4	Horizontal motion P4
I1		HMP1	P1
I2		HMM4	M4
I3		HMM1	M1
I4		HMBL	BL
I5		VDELP4	Vertical delay P4
I6		VDELP1	P1
I7		VDELBL	BL
I8		RMP4	Reset missile to player 4
I9		RMP1	" "
I0	— Strobe —	HMDR	<del>MOVE</del> Horizontal move
I1	— STROBE —	HMLD1	HMD1 TO THE MOVE COLOR
I2	— STROBE —	CCLR	CLEAR CELL SCREEN



THIS DRAWING IS THE BONDING DIAGRAM  
 NO. 115183  
 NO. 115183  
 IN PLACE OF CUSTOMER'S P/D NO. 115183  
 FORMS A PART OF  
 AND WILL BE USED

SCALE: 20X

ORIGINATOR: ICS  
 CUSTOMER: PVI  
 DEVICE TYPE: \_\_\_\_\_  
 PACKAGE TYPE: 28 Leads Plastic  
 DIE SIZE: 118 X 101 ~  
 PAD SIZE: 150 X 150

APPROVAL:  
 ENG: ✓  
 OP: \_\_\_\_\_  
 QA: \_\_\_\_\_  
 EFF DATE: 11/5/1

## BUBBLES CHIP

## OPERATING CONDITIONS

PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply Voltage	4.75	5.00	5.25	V
$I_{OH}$	High Level Output Current			400.0	μA
$I_{OL}$	Low Level Output Current			-1.60	mA
$V_{IH}$	High Level Input Voltage	2.00			V
$V_{IL}$	Low Level Input Voltage			.80	V
$I_{CC}$	Supply Current			40.00	mA
$T_A$	Operating Free Air Temp.	0		70°	C

## DC ELECTRICAL CHARACTERISTICS - INPUTS

 $S_{AX}$ ,  $V_{AX}$ , SREN,  $\phi_2$ , I/O

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
$V_{IH}$	High Level Input Voltage		2.0	V
$V_{IL}$	Low Level Input Voltage		.8	V
$I_{IH}$	High Level Input Current	$V_{CC} = \text{MAX}$ $V_I = 2.4V$	400.0	μA
$I_{IL}$	Low Level Input Current	$V_{CC} = \text{MAX}$ $V_I = .4V$	-1.6	mA

## BUBBLES CHIP

DC ELECTRICAL CHARACTERISTICS - OUTPUTS  
 $T_{SC}$ , FA12, ROM CS, SA<sub>X</sub> (1)

PARAMETER	TEST CONDITIONS			UNIT
		MIN	MAX	
$V_{OH}$	High Level Output Voltage	$I_{OH} = 400.0 \mu A$	2.4	V
$V_{OL}$	Low Level Output Voltage	$I_{OL} = 1.6 mA$	.4	V
$I_{OH}$	High Level Output Current	$V_{OH} = 2.4 V$	400.0	$\mu A$
$I_{OL}$	Low Level Output Current	$V_{OL} = .4 V$	-1.6	mA
$VD_X$	(2), (3)			

PARAMETER	TEST CONDITIONS			UNIT
		MIN	MAX	
$V_{OH}$	High Level Output Voltage	$I_{OH} = -25 mA$	2.4	V
$V_{OL}$	Low Level Output Voltage	$I_{OL} = 25 mA$	.8	V
$I_{OH}$	High Level Output Current	$V_{OH} = 2.4V$	25.00	mA
$I_{OL}$	Low Level Output Current	$V_{OL} = .6V$	-25.00	mA
$I_{OZ}$	Tri State Leakage Current		1.00	$\mu A$

## NOTES

1. CL = 10pf (Load Capacitance)
2. CL = 25pf (Load Capacitance)
3. 10K - 25K Internal Pullup

6502

1000

SEI  
CLD  
LDX #FF  
TXS  
STX [REDACTED] 9E02  
INX  
STX [REDACTED] 9E00  
LDA #4  
STA [REDACTED] 9E03  
LDA #FE  
STA [REDACTED] 9E01  
LP1 LDA 1800,X  
STA 8000,X  
INX  
BNE LP1  
LDA #0  
STA 8FFC  
LDA #F0  
STA 8FFD  
LDA #F6  
STA [REDACTED] 9E01  
LP2 BIT [REDACTED] 9E01  
BPL LP2  
LDA 9E00  
LDA 9000  
CMP #AA  
BNE LP2

LP3

[REDACTED]  
BIT 9E01  
BPL LP3  
LDA 9E00  
[REDACTED]  
[REDACTED]  
CPX 9000  
BEQ SKP1  
LDA #FF  
SKP1 STA

LDA 9000  
CMP #AA  
BNE LP2  
LP4 BIT 9E01  
BPL [REDACTED] LP4  
LDA 9E00  
LDA #0  
CPX 9000  
BEQ SKP1  
LDA #FF  
SKP1 STA 9E02  
[REDACTED]  
LDA 9000  
STA 1900,X  
INX  
BNE LP4  
BEQ LP2

6507

1800

SEI

CLD  
LDX #FF  
TXS  
STX 0281 [REDACTED] INC 90  
[REDACTED] BNE LP.  
[REDACTED] BEQ LP.  
[REDACTED] DELAY LDX #5  
[REDACTED] LDY #0  
[REDACTED] LP3 DEY BNE LP.  
[REDACTED] DEX BNE LP.  
[REDACTED] RTS


LP1

LDA #AA  
STA 3F  
JSR DELAY  
LDA #AA  
STA 3F  
JSR DELAY

LP2 LDA 90  
STA 3F  
[REDACTED] JSR DELAY


$$\phi_2 = 1000 \text{ ns}$$

6502 ADDR WORST CASE SET UP = 300 ns  $t_{ACC} = 300 \text{ ns}$   $t_{CO} = 100 \text{ ns}$   
 6502 DATA STABLE BEFORE FALL OF  $\phi_2 = 100 \text{ ns}$   
 DATA HOLD AFTER  $\phi_2 < 10 \text{ ns}$



ROM

∴ ROM ACCESS TIME  $< 600 \text{ ns}$   
 20% ROM ACCESS  $< 480 \text{ ns}$



~~TEST FOR ROM ACCESS  $\leq 480$~~

~~IF 23128 USED, TEST FOR  $t_{CO} \leq 480$  ( $T_{OE} \leq 400$ )~~

~~IF 2364 USED TEST FOR  $t_{CO} \leq$  ~~450~~~~

\*) ELECTRICAL LEVELS: TTL, STD SUPPLY

\*) IC MAX 250 for 23128  
 125 for 2364

\*) TEST FOR 10 ns HOLD from ADDR CHANGE

\*) CYCLE TIME = 1000 ns

SYSTEM RAM


READ ACCESS

\*) CYCLE TIME = 1000 ns

\*)  $t_{ACC} \leq 480$

\*)  $t_{CO} \leq 400$   
 $(T_{OE} \leq 400)$

\*)  $t_{OH} \geq 10 \text{ ns}$  (from ADDR CHANGE)




WRITE

\*)  $t_{WP} = 480 \text{ ns min}$  ~~500 ns max~~


\*)  $t_{AR} \text{ min } 160$

\*)  $t_{GW} \text{ min } 480$


\*)  $t_{WH} \text{ min } 10 \text{ ns}$   $t_{GW} \text{ min } 60 \text{ ns}$



POWER DISTRIBUTION



1 - 2016 ACTIVE  
3 - 2016 (74LS03)  
1 - 2364 ACTIVE  
1 - 2364 (74LS03)  
1 - 150 mA CURRENT SOURCE



→ +5E 28 pin custom IC (12mA) and 1 43K resistor

3.6 - 6.6 4-8  
1 - 74LS04 and 1 - 74LS74  
[50-70] 7-15 1 μAmp  
+5D 2 - 2016's and 2 - 2364's (Power down) \*

133 1.8 - 3.3  
1 - 6502 and 1 - 74LS10

[150]  
+5 Cartridge and 3 - 10K resistors



.01 μF  
10μF

○ = Ferrite Bead

\* Worst case

\* DAZ

Rev Ø



1 74LS04  
3 2016 (inverter)

1 74LS74 ACTIVE  
1 2364 VCA/DAC  
1 150 mA (Amplifier)

\* Works! (Note)

APPLICATION		REVISIONS				
NEXT ASSY	USED ON	REV.	DESCRIPTION		DATE	APPROVED

SA11	1	40	VSS
SA10	2	39	VD7
SA 9	3	38	VD6
SA 8	4	37	VD5
SA 7	5	36	VD4
SA 6	6	35	VD3
SA. 5	7	34	VD2
SA 4	8	33	VD1
SA 3	9	32	VDØ
SA 2	10	31	VDD
SA 1	11	30	SD7
SA Ø	12	29	SD6
VA 6	13	28	SD5
VA 7	14	27	SD4
VA 9	15	26	SD3
VA12	16	25	SD2
I/O	17	24	SD1
SREN	18	23	SDØ
Ø2	19	22	TSC
ROM CS	20	21	FA12

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ARE: FRACTIONS DECIMALS ANGLES ± .XX ± .XXX ±		CONTRACT NO.		PERIPHERAL VISIONS, INCORPORATED			
MATERIAL		APPROVALS	DATE	C5502 PIN-OUT			
		DRAWN	DAZ				
FINISH		CHECKED		SIZE A FSCM NO. DWG. NO. 5502000101 REV.			
		ISSUED					
DO NOT SCALE DRAWING				SCALE			SHEET

EXPANSION CONNECTOR (44 PIN FEMALE)


PIN	SIGNAL	FUNCTION
W	GR/W	Gated R/W output (for RAMs)--LSTTL
13	Q2	Phase two output--MOS
19	CR/W	Buffered R/W (for I/O devices)--LSTTL
17	Res	Reset output--LSTTL
16	IRQ	Interrupt request input--MOS, 10K pull-up
15	NMI	Non-maskable interrupt input--MOS, 10K pull-up
18	RDY	Ready input--MOS, 10K pull-up
14	SYNC	Op-code sync output--MOS
C	A15	Address line 15--MOS (all)
D	A14	" " 14
E	A13	" " 13
F	A12	" " 12
H	A11	" " 11
J	A10	" " 10
K	A9	" " 9
L	A8	" " 8
M	A7	" " 7
N	A6	" " 6
P	A5	" " 5
R	A4	" " 4
S	A3	" " 3
T	A2	" " 2
U	A1	" " 1
V	A0	" " 0
20	I/O	Low-active I/O select (\$9C00-\$9FFF)--MOS
3	CB2	PIA I/O or cassette output--MOS
4	CB1	PIA input or cassette input--MOS
21	RAM2	Low-active RAM select (\$1000-\$17FF)--MOS
Y	RAM3	Low-active RAM select (\$1800-\$1FFF)--MOS
X	CROM	Low-active ROM select (\$A000-\$BFFF)--MOS
5	D7	Data Line 7--MOS (all)
6	D6	" " 6
7	D5	" " 5
8	D4	" " 4
9	D3	" " 3
10	D2	" " 2
11	D1	" " 1
12	D0	" " 0
2	+5V	(Total pins 2 and B: 150 mA MAX)
B	+5V	
1	GND	
22	GND	
A	GND	
Z	GND	

SHEET 2


CLOCK

1, 2, or 4MHz

+5F  $\frac{a}{4}$



+5F  
10pf



+5  
XTAL /4

TO PIN 37 6502

$\phi_2 \leftarrow$  From PIN 39 6502

CUT

PIN →	9	10	12	13	14	15	16	11	PIN ←
PB0	PB1	PB2	PB3	PB4	PB5	PB6	PB7	PB0	PA0
CL.	7	3	9	20	DEL	←	CL2	↓	PA1
	0	5	4	3	2	1	ESC		PA2
	U	I	O	>	+	-	RET		PA3
	Y	T	<	E	W	Q	SEL		PA4
GEL	K	L	.	;	=	J			PA5
	G	=	O	S	A	H			PA6
	N	M	,	.	/	SHFT			PA7
SHIFT	B	V	C	X	Z	PVE			

MATRIX

5 × 3

# PUI KEYBOARD

KEY	VAL	SHKEY	VAL	KEY	VAL	SHKEY	VAL
0 Home	40	CLR	41	40	10	*	0A
1 ⌘	FF	⊗	FF	41	3	13	03
2 ⌘	FF	⊗	FF	42	P	30	30
3 ⌘	FF	⊗	FF	43	E	25	25
4 CTL	FF	CTL	FF	44	:	1A	3B
5 ⌘	FF	⊗	FF	45	D	24	24
6 ⌘	FF	⊗	FF	46	3	OC	1C
7 LSHIFT	FF	⊗	FF	47	C	23	23
8 ↴	17	■'	07	48	DEL	FF	FF
9 6	16	§	06	49	2	12	02
10 U	35	U	35	50	+	OB	20
11 Y	39	Y	39	51	W	37	37
12 ⌘	FF	⊗	FF	52	;	1B	3D
13 ⌘	FF	⊗	FF	53	S	33	33
14 N	2E	N	2E	54	•	OE	1E
15 ⌘	FF	⊗	FF	55	X	38	38
16 ↓	46	↑	45	56	⇨	44	43
17 ESC	FF	◀	3F	57	I	11	301
18 RET	4D	RET	4D	58	-	OD	3C
19 SELECT	FF	SELECT	FF	59	Q	31	*
20 J	2A	J	2A	60	=	ID	*
21 H	28	H	28	61	A	21	21
22 SP	00	SP	00	62	/	0F	1F
23 ⌘	FF	⊗	FF	63	Z	3A	3A
24 8	18	(	08				
25 5	15	%	05				
26 I	29	I	29				
27 T	34	T	34				
28 K	2B	K	2B				
29 G	27	G	27				
30 ⌘	FF	⊗	FF				
31 B	22	B	22				
32 9	19	)	09				
33 4	14	\$	04				
34 O	2F	O	2F				
35 R	32	R	32				
36 L	2C	L	2C				
37 F	26	F	26				
38 M	2D	M	2D				
39 V	36	V	36				

# ATARI K4BD

PAD PA1 PA2 PA3 PA4 PA5 PA6 PA7 ← INPUT

1 2 3 4 5 6 7 8 PORT

PB0	9	BRK	Ø	Ø	Ø	CTL	Ø	Ø LSHIFT RSHIFT
PB1	10	7	6	U	Y	Ø	N	Ø
PB2	11	BK	ESC	RET	TAB	J	H	SP Ø
PB3	12	8	5	Ø	H	T	K	G M B
PB4	13	9	4	Ø	R	L	F	,
PB5	14	Ø	3	Ø	E	;	D	.
PB6	15	<	2	Ø	W	+	S	1 X
PB7	16	→	1	Ø	A	*	M	Z

## AT PORT

PB0 PB1 PB2 PB3 PB4 PB5 PB6 PB7

BRK	7	8	9	Ø	<	>		PAD
Ø	6	ESC	5	4	3	2	1	PA1
Ø	U	RET	I	O	P	-	=	PA2
Ø	Y	TAB	T	R	E	W	Ø	PA3
CTL	Ø	J	K	L	;	+	*	PA4
Ø	Ø	(RET)	G	F	D	S	A	PA5
Ø	N	SP	M	,	.	/	M	PA6
LSHFT	Ø	Ø	B	V	C	X	Z	PA7

←, BACKSLASH, ↑ NOT USED

# HTART KEYBOARD

KEY	VAL	S KEY	VAL	KEY	VAL	S KEY	VAL
0 BRK	40		40	φ	10	)	09
1 Q	FF	⊗	FF	41	3	13	# 03
2 W	FF	⊗	FF	42	POD	30	45 30
3 E	FF	⊗	FF	43	E	25	E 25
4 R	CTL FF	CTL	FF	44	j	AB	:
5 T	⊗ FF	⊗	FF	45	D	24	D 24
6 Y	⊗ FF	⊗	FF	46	.	OE	J 3D
7 U	L SHIFT R SHIFT FF	⊗	FF	47	C	23	C 23
8 I	7 17	⊗	07	48	<	IC	CLR 41
9 O	6 16	⊗	06	49	2	12	" 02
10 P	U 35	⊗	35	50	←	QD	↑ 45
11 A	Y 39	Y	39	51	W	37	W 37
12 S	⊗ FF	⊗	FF	52	+	OB	43
13 D	⊗ FF	⊗	FF	53	S	33	S 33
14 F	N 2E	N	2E	54	/	OF	? 1F
15 G	⊗ FF	⊗	FF	55	X	38	X 38
16 H	BSR FF	BKSP	FF	56	>	IE	> IE
17 J	ESC FF	ESC	FF	57	1	11	! 01
18 K	RET 29 40	RET	29 40	58	RG	= D D	46
19 L	TAB FF	TAB	FF	59	Q	31	Q 31
20 M	Z 2A	Z	2A	60	*	OA	44
21 N	28	H	28	61	A	21	A 21
22 O	SP 00	SP	00	62	JL	FF	II FF
23 P	⊗ FF	⊗	FF	63	Z	3A	Z 3A
24 Q	8 18	@	20				
25 R	5 15	%	05				
26 S	I 2F 29	I	2F 29				
27 T	34	T	34				
28 U	ZB	K	ZB				
29 V	27	G	27				
30 W	M 2D	M	2D				
31 X	B 22	B	22				
32 Y	9 19	(	08				
33 Z	4 14	\$	04				
34 [	R 3D 2F	R 0	3D 2F				
35 ]	R 32	R	32				
36 L	2C	L	ZC				
37 F	26	F	26				
38 ,	OC	C	3B				
39 V	36	V	36				

3C, 3E, 3F  
MISSING

X	LSHCOL = FE	(F7)
CHECK	RSHCOL = FF	(EF)
	LSHROW = 80	(02)
	RSHROW = 80	(40)
	LSH = 8	(1A)
	RSH = 8	(27)

DIFC. FROM ATARI KYBD:

SHIFT (NOT CTL) ACCESSES CURSOR KEYS.  
"BREAK" IS "HOME"

$\leftarrow$ ,  $/$ ,  $\uparrow$  DONT PRINT

ESC, INSERT, DEL/BKSP, CUP/SET<sup>'</sup>, TAB, CTRL, ~~JKL~~  
DO NOTHING

CAP/LOWER IS SAME AS "H"

SE 1800-4FFC 1000-17FC 7300  
-D9E 1SSC

11 13 15 17 19 OB 00 41  
 3F 37 32 39 29 30 OA 4D  
 00 21 24 27 2A 2C 1B 44  
 00 00 38 36 2E CC OF 46  
 00 3A 23 22 2D OE 00 43  
 00 33 26 28 2B 1A 1D 45  
 31 25 34 35 2F 20 3E 00  
 12 14 16 18 10 0D 40 00

LSH SHOULD BE 19  
 RSH SHOULD BE 26  
 KEY  
 AND  
 28  
 CHECK FOR 1A  
 AND  
 28

KEY	LSH	RSH
2	SP	SP
4	SP	SP
6	SP	SP
8	SP	SP
0	SP	SP
-	SP	SP
HM	SP	SP
Q	\$	\$
E	\$	\$
T	\$	\$
J	\$	\$
O	\$	\$
C	\$	\$
T	\$	\$
S	T	T
F	T	U
H	U	O
K	O	@
L	@	@
M	↑	↑
N	SP	SP
C	E	N
B	F	H
M	H	K
·	K	L
·	L	M
SP	Y	B
↓↑	SP	SP

~~f<sub>3</sub> SP . " "~~  
~~RRR RRR RRB K~~  
~~7654321~~ ROW

PBS	1' 3' # 5' 7' 9' + E	INS	COL C
PB1	← W R Y I P *	CR	COL 1
PB2	OR A D G J L :	↑	COL 2
PB3	RUN L X V N S	↓	COL 3
X PB4	SP Z C B M :	SH F1	COL 4
X PB5	OR S F H K :	= F3	COL 5
X PB6	Q E T U O @	↑ F5	COL 6
X PB7	Z 4 \$ G S Q -	↓ F7	COL 7

PA0 PA1 PA2 PA3 PA4 PA5 PA6 PA7  
 0 1 2 3 4 5 6 7 ROW

LSH = 1A

RSH = 27

RSHROW = 02 =  $\begin{smallmatrix} 1 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 1 & 1 & 1 & 1 & 1 & 0 \end{smallmatrix}$   
 RSHCOL = 10 =  $\begin{smallmatrix} 1 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 1 & 1 & 1 & 1 & 1 & 1 \end{smallmatrix}$

LSHROW = 40 =  $\begin{smallmatrix} 0 & 1 & 0 & 0 & 0 & 0 & 0 \\ 1 & 0 & 1 & 1 & 1 & 1 & 1 \end{smallmatrix}$   
 LSHCOL = 08 =  $\begin{smallmatrix} 0 & 0 & 0 & 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 1 & 0 \end{smallmatrix}$

LS = 1E  
RS = 21

! # % 3 5 > + £ INST  
← W R Y I P \* C R ✓  
C M G A D G S L ↳ ↲

~~PROTOTYPE~~  
ONLY

R G L S H A T X V N ? / D  
 S P Z C B M R S H A T F I  
 Q S F H K = F 2  
 Q E T U O C ↑ F 3  
 2 4 6 8 - H M F 4



1

S 2

COL $\hookrightarrow$  PB

Rows → PA

A hand-drawn diagram consisting of two main sections. The top section contains two sets of wavy lines, one on the left and one on the right, with some overlapping. The bottom section contains several rectangular boxes of different sizes, some with internal lines or dots.

FRM BLNK MUST = 2

CHANGE N

$$\text{Col } \phi = P_B \phi$$

$$k_{\text{DW}} \phi = P A \phi$$

COLφ = PIN12

$$Row \phi = \rho N^{2^0}$$

1

$$k \in \gamma = \text{[REDACTED]} \in \mathbb{N}^{\mathbb{Z}}$$

SP Z C B M • RS  
 S F H K [ = SP

~~C R S F H K : = f Z~~  
~~E T U O @ → \$ =~~

- 1 NC , (GUD)  
 2 KEY ·  
 3 NC · (+c) "  
 4 NC · (restacc) "  
 5 PB7  
 6 PB8  
 7 PB5  
 8 PB4  
 9 PB3  
 10 PB2  
 11 ~~CB~~ PB5  
 12 ~~CB~~ PB0  
 13 PA7  
 14 PA6  
 15 PAS  
 16 PA4  
 17 PA3  
 18 PA2  
 19 PA1  
 20 PA0



CES KEYBOARD

6/3/83

(FF = NON-PRINT)

KEY#	NORMAL	Ktbl	SHIFTED	Shftbl
0	XX	FF	XX	FF
1	XX	FF	XX	FF
2	XX	FF	XX	FF
3	XX	FF	XX	FF
4	XX	FF	XX	FF
5	XX	FF	XX	FF
6	XX	FF	XX	FF
7	XX	FF	XX	FF
8	8	18	@	20
9	9	19	(	08
10	+	29	H	29
11	U	35	U	35
12	K	2B	K	2B
13	J	2A	J	2A
14	M	2D	M	2D
15	,	0C	<	1C
16	Ø	10	)	09
17	DEL	4E	INST	FF
18	P	30	P	30
19	O	2F	O	2F
20	;	1B	:	1A
21	L	2C	L	2C
22	.	0E	>	1E
23	↓	4A	↓	4A
24	HOME	5E	CLR	5A
25	SEL	FF	SEL	FF
26	RET	4D	RET	4D
27	=	1D	+	0B
28	*	0D	/	3C
29	-	0A	↑	3E
30	/	0F	?	1F
31	↑	4B	↑	4B

KEY #	NORMAL	KTBL	SHIFTED	SHFTBL
32	6	16	8	06
33	7	17	Y	07
34	Y	39	Y	39
35	T	34	T	34
36	H	28	H	28
37	G	27	G	27
38	B	22	B	22
39	N	2E	N	2E
40	4	14	\$	04
41	5	15	%	05
42	R	32	R	32
43	D	24	D	24
44	F	26	F	26
45	V	36	V	36
46	C	23	C	23
47	SP	00	SP	06
48	2	12	"	08
49	3	13	#	03
50	W	37	W	37
51	E	25	E	25
52	S	33	S	33
53	X	38	X	38
54	⇒	4C	⇒	4C
55	↔	48	↔	48
56	ESC	FF	←	3F
57	!	11	!	01
58	CTL	FF	CTL	FF
59	Q	31	Q	31
60	J	3D	J	3B
61	Z	3A	Z	3A
62	A	21	A	21
63	SHIFT (L,R)	FF	SHIFT (L,R)	FF

L SHCOL = \$7F

R SHCOL = \$7F


L SHROW = \$80

R SHROW = \$80


L SH = 64<sub>16</sub>

R SH = 64<sub>16</sub>

PBO - NC





NOTE : PIN 9 NOT USED





### KEYBOARD LAYOUT


SIZE	FSCM NO.	DWG. NO.	REV.
A		A-6100000101	B
SCALE			
		SHEET 1 of 1	













# VCS CART PINOUT

L - GND	A - A7
2 - +5	B - A6
3 - A8	C - A5
4 - A9	D - A4
5 - <del>A11</del>	E - A3
6 - A10	F - A2
(D4) 7 - <del>AO</del> CS (A12)	H - A1
8 - D7	J - A0
9 - D6	K - D0
10 - D5	L - D1
(A12) 11 - D4	M - D2
12 - D3	N - GND



PADDLE  
BOARD

VCS CART



## BILL OF MATERIAL

ITEM #	DESC	QUANTITY	PART #	REV #
1	SCHEMATIC	1	D-4010000501	0
2	PC BOARD	1	A-4090000501	0
3	VCS CON BOARD	1	A-4090000201	3
4	CUSTOM CHIP	1	A-5501000101	0 IC-1
5	6502	1	A-1320650201	0 IC-17
6	6821	1	A-1320682101	0 IC-18
7	<del>128K ROM</del> → 64K ROM	1	A-1350400101	0 IC-16
8	<del>2016 RAM</del> → . 2 ← (4)		A-1340201601	0 IC-3,4,1
9	7805 REG	1	A-1245780501	0 IC-11
10	74LS157	3	A-1305015701	0 IC-5,6,7
11	74LS374	.95	A-1305037401	0 IC-10
12	74LS00	1	A-1305000001	0 IC-20
13	4066	4	A-1315406601	0 IC-1,2,8
14	R 1K .25W	1	A-1001010201	0 R-6
15	R 10K .25W	4	A-1001010301	0 R-1 to 4
16	R 20K .25W	1	A-1001020301	0 R-7
17	R 330K .25W	1	A-1001033401	0 R-5
18	R- CAL	1	T B D	0 R-8
19	CAP 2200uF	1	A-1150222201	0 C-19
20	CAP 10uF	3	A-1140110001	0 C-16,29,
21	CAP 10pF	2	A-1120310001	0 C-23,24
22	CAP .002uf	1	A-1120320201	0 C-30
23	CAP .22uF	4	A-1101322401	0 C-12,13,
24	CAP .1uF	7	A-1120310401	0 C-5,14,1 C-27
25	CAP .01uF	19	A-1120310301	0 C-1-4,6- C-21,25,
26	DIODE 1N914	3	A-1202091401	0 CR1-3
27	<del>PWR &amp; CAS. JACK</del>	3	A-0430000101	0 J1-3
28	<del>44 PIN CONN</del>	1	A-0400004401	0 C-1
29	KEYBOARD CONN	1	A-0440000101	0 C-2
30	<del>SHIELD BOX</del>	1	D-3000000301	1
31	SWITCH	1	A-0500000101	0 SW-1
32	HEAT SINK	1	A-1600000101	0
33	SCREW	1	A-0132100801	0
34	HEX NUT	1	A-0300003001	0
35	WASHER	1	A-0340003001	0
36	4 1 Mhz CRYSTAL	1	A-1501000101	0 Y-1
37	LINE FILTER	1	A-1440000101	0 T-1
38	FERR BEADS	33	A-1430000101	0 FB-1 TO
39	FLAT CABLE	2	A-2000002501	0 W-1,W-2
40	KEYBOARD	1	A-6100000101	0
41	CASE	1		
42	<del>POWER SUPPLY</del> USE	1	A-6000000101	0 PS-1
43	MOUNT SCREWS	12		
44	MANUAL	1		
45	PACKING MAT	1		





## BILL OF MATERIAL

ITEM #	DESC	QUANTITY	PART #	REV #
1	SCHEMATIC	1	D-4010000501	0
2	PC BOARD	1	A-4090000501	0
2	VCS CON BOARD	1	A-4090000201	3
4	CUSTOM CHIP	1	A-5501000101	0 IC-12
5	6502	1	A-1320650201	0 IC-17
6	6821	1	A-1320682101	0 IC-18
7	128K ROM	1	A-1350400101	0 IC-16
8	2016 RAM	4	A-1340201601	0 IC-3,4,13,14
9	7805 REG	1	A-1245780501	0 IC-11
10	74LS157	3	A-1305015701	0 IC-5,6,7
11	74LS374	1	A-1305037401	0 IC-10
12	74LS08	1	A-1305000001	0 IC-20
13	4066	4	A-1315406601	0 IC-1,2,8,9
14	R 1K .25W	1	A-1001010201	0 R-6
15	R 10K .25W	4	A-1001010301	0 R-1 to 4
16	R 20K .25W	1	A-1001020301	0 R-7
17	R 330K .25W	1	A-1001033401	0 R-5
18	R - CAL	1	T-B-D	0 R-8
19	CAP 2200uF	1	A-1150222201	0 C-19
20	CAP 10uF	3	A-1140110001	0 C-16,29,36
21	CAP 10pF	2	A-1120310001	0 C-23,24
22	CAP .002uF	1	A-1120320201	0 C-30
23	CAP .22uF	4	A-1101322401	0 C-12,13,20,22
24	CAP 1uF	7	A-1120310401	0 C-5,14,15,18,36
25	CAP .01uF	19	A-1120310301	0 C-14,6,11,17 C-21,25,33
26	DIODE IN914	3	A-1202091401	0 GRI-3
27	PWR & GAS JACK	3	A-0430000101	0 J1-3
28	44 PIN CONN	1	A-0400004401	0 C-1 CN1
29	KEYBOARD CONN	1	A-0440000101	0 C-2 CN2
30	SHIELD BOX	1	D-3000000301	1
31	SWITCH	1	A-0500000101	0 SW-1
32	HEAT SINK	1	A-1600000101	0
33	SCREW	1	A-0132100801	0
34	HEX NUT	1	A-0300003001	0
35	WASHER	1	A-0340003001	0
36	1 MHZ CRYSTAL	1	A-1501000101	0 Y-1
37	LINE FILTER	1	A-1440000101	0 T-1
38	FERR BEADS	33	A-1430000101	0 FB-1 TO 11
39	FLAT CABLE	2	A-2000002501	0 W-1,W-2
40	KEYBOARD	1	A-6100000101	0
41	CASE	1		
42	POWER SUPPLY	1	A-6000000101	0 PS-1
43	MOUNT SCREWS	12		
44	MANUAL	1		
45	PACKING MAT	1		

IC-12

EXPANSION CONNECTOR (44 PIN FEMALE)

PIN	SIGNAL	FUNCTION
W	GR/W	Gated R/W output (for RAMs)--LSTTL
13	Ø2	Phase two output--MOS
19	CR/W	Buffered R/W (for I/O devices)--LSTTL
17	Res	Reset output--LSTTL
16	IRQ	Interrupt request input--MOS, 10K pull-up
15	NMI	Non-maskable interrupt input--MOS, 10K pull-up
18	RDY	Ready input--MOS, 10K pull-up
14	SYNC	Op-code sync output--MOS
C	A15	Address line 15--MOS (all)
D	A14	" " 14
E	A13	" " 13
F	A12	" " 12
H	A11	" " 11
J	A10	" " 10
K	A9	" " 9
L	A8	" " 8
M	A7	" " 7
N	A6	" " 6
P	A5	" " 5
R	A4	" " 4
S	A3	" " 3
T	A2	" " 2
U	A1	" " 1
V	AØ	" " Ø
2Ø	I/O	Low-active I/O select (\$9CØ0-\$9FFF)--MOS
3	CB2	PIA I/O or cassette output--MOS
4	CB1	PIA input or cassette input--MOS
21	RAM2	Low-active RAM select (\$1000-\$17FF)--MOS
Y	RAM3	Low-active RAM select (\$1800-\$1FFF)--MOS
X	CROM	Low-active ROM select (\$A000-\$BFFF)--MOS
5	D7	Data Line 7--MOS (all)
6	D6	" " 6
7	D5	" " 5
8	D4	" " 4
9	D3	" " 3
1Ø	D2	" " 2
11	D1	" " 1
12	DØ	" " Ø
2	+5V	(Total pins 2 and B: 150 mA MAX)
B	+5V	
1	GND	
22	GND	
A	GND	
Z	GND	



WHAT HAPPENS TO TTL AND CM  
IF INPUT LEVELS ARE  
APPLIED WITH NO POWER?

IN FETOD SEMI.

VD LINES ~~SEE~~ 1-LC LOAD DFF  
1-4006 EN-TRIG ~~SEE~~

VA LINES (VA<sub>0</sub>, VA<sub>4</sub>, VA<sub>6</sub>, VA<sub>9</sub>-VA<sub>10</sub>) ~~SEE: PL-1000~~ SEE: PL-1000

VA<sup>2</sup> LINES (VA<sub>1</sub>, VA<sub>2</sub>, VA<sub>3</sub>, VA<sub>5</sub>, VA<sub>7</sub>, ~~VA<sub>8</sub>~~) ~~SEE: PL-1000~~ SEE: PL-1000

~~VA<sub>11</sub> SEE-TRIG~~ ~~SEE: PL-1000~~ SEE: PL-1000 1-M.I. - 40 ~~SEE~~

VA<sub>12</sub> ~~SEE-TRIG~~: 1-MOS LOAD ~~SEE~~  
1-10K RESISTOR TO +5V (SEE)

IN BUFFER

AIC PL-1000

VA<sub>0</sub> - LS

VA<sub>1</sub> - LS, MOS

VA<sub>2</sub> - LS, MOS

VA<sub>3</sub> - LS, MOS

VA<sub>4</sub> - LS

VA<sub>5</sub> - LS ADJ PL-1000

VA<sub>6</sub> - LS

VA<sub>7</sub> - LS

VA<sub>8</sub> - LS

VA<sub>9</sub> - LS

VA<sub>10</sub> - LS

VA<sub>11</sub> - LS

VA<sub>12</sub>

↑  
6U  
8/  
S12Y  
PMS

VA<sub>0</sub>

VA<sub>1</sub>

VA<sub>2</sub>


VA<sub>3</sub>


VA<sub>4</sub>

VA<sub>5</sub>

VA<sub>6</sub>

VA<sub>7</sub>






## GRADUATE COST COMPARISON

DESCRIPTION		PRESENT BOM		
	QUANTITY	COST	QUANTITY	COST
PC BOARD	1	3.00	1	3.00
POWER CONN	1	0.06	1	0.06
44 PIN CONN	1	0.50	1	0.50
24 PIN CONN	1	0.45	1	0.45
KEYBOARD CON	1	0.10	1	0.10
SHIELD BOX	2	0.24	*B 1	0.50
SWITCH	1	0.08	1	0.08
HEAT SINK	1	0.06	1	0.06
HT SINK HDWE	1	0.01	1	0.00
CRYSTAL	1	0.70	1	0.70
6502	1	2.15	1	2.15
(6520) 6821	1	1.50	1	1.15
ROM 64K	2	5.25	2	4.50
2016 RAM	4	8.00	4	8.00
7805 REGULAT	1	0.29	1	0.29
(74LS157/257	3	0.42	*B 1	0.54
FRODO	1	1.25	1	1.25
74LS374	1	0.30	1	0.30
74LS00	1	0.09	1	0.09
4066	4	0.56	*B 1	0.28
RESISTORS	7	0.04	9	0.04
CAP 2200MF	1	0.20	1	0.20
CAP 10MF	6	0.12	6	0.12
CAP .10PF	2	0.02	2	0.02
CAP .002MF	1	0.01	1	0.01
CAP .01MF	23	0.25	19	0.25
LINE FILTER	1	0.10	1	0.10
DIODE 1N914	1	0.01	*C 3	0.03
FERR BEADS	9	0.07	*B 45	0.34
FLAT CABLE	1	0.10	U 2	0.20
VCS CONN PCB	1	0.35	1	0.35
KEYBOARD	1	2.25	*K 1	3.25
CASE	1	1.60	1	1.60
POWER SUPPLY	1	1.30	*B 1	2.15
MOUNT SCREWS	12	0.01	12	0.01
MANUAL	1	0.10	1	0.10
PKG MATERIAL	1	0.50	1	0.50
BUBBLES		*B 1	1	0.14
74LS04			U 1	0.14
74LS10			U 1	0.14
74LS74			*B 1	0.15
CAP .22MF			U 4	0.16
CAP .1MF			*B 5	0.15
CAP .330PF			U 1	0.01
CASSETTE JAK			*C 2	0.16
BOTTOM PLATE			U 1	0.20
TRIM RESISTO			*B 1	0.02

32.04

34.40


NOTE: \*B=BUBL; \*C=CASS; \*K=KYBD; U=USI




0000 - 07FF      2K RAM  
 0800 - 3FFE      14K EXPANSION  
 4000 - 47FF      2K SRAM  
 4800 - 4C00      2K VCS ROM  
 4C00 - 5000      4FF FF  
 5000 - 5400      2K SRAM  
 5400 - 5800      57FF  
 5800 - 6000      2K I/O  
 6000 - 6400      7FFF  
 6400 - 6800      8K CROM  
 6800 - 7200      9FFF  
 7200 - 7600      8K OSRAM IMAGE  
 7600 - 8000      8K GROM  
 8000 - 8400      8K OSRAM IMAGE  
 8400 - 8800      8K OSRAM IMAGE  
 8800 - 9200      8K OSRAM IMAGE  
 9200 - 9600      E000 (IMAGE)  
 9600 - 10000      8K OSRAM



SWTCH A15, A14, 1UTU FREQD0 CHIP  
 CS OF 8K ROM GOES TO A15




28-PIN  
CARTRIDGE  
CONNECTOR



VCS

UN-PIN CONNECTOR



## MEMORY

0000-OF  
1000-7F

Zell


( / 800 - / F  
8000 - 8 FF


3000-97F

800-9BF  
800-9EE




1000 + BFF


四四一〇〇〇






## EXPANSION CONNECTOR (44-PIN FEM)







\* HOW TO WORK BANKING INFO INTO FRODO?

~~HOW TO TELL WILMA THAT IT SHOULDN'T DRIVE  
PATA TO VCS (VCS IS WORKING INTERNALLY)~~

\* ~~NEED ROM S FOR EXPANSION PORT~~

$$\text{CRom} = \overline{\text{SREN}} \cdot \text{AIU} \cdot \dots \cdot \text{CPU ADDR}$$
$$+ \overline{\text{SREN}} \cdot \overline{\$VROM} \cdot \$$$
$$+ \overline{\text{SREN}} \cdot \overline{VROM} \cdot \$ \text{ CPU ADDR}$$




NOTE: VCS CAN ADDRESS 16 K BYTES OF ROM  
(CONTIGUOUS 4 BANKS OF 4K BYTES)

OR 4K OF SHARED RAM:


	A13	A12
TRIGGER ADDRESSES : ADDR 1 -	0	0
ADDR 2 -	0	1
ADDR 3 -	1	0
ADDR 4 -	1	1
ADDR 5 - RAM		

DELETED	1 - 20	374	ADDED	1 - 40
	3 - 16	157		1 - 28
	4 - 14	4086		3 - 20
	<u>1 - 14</u>	74LS00		
	<u>138</u>	$\Delta = -10$		
	1 - 28	ROM		
	<u>1 - 16</u>	DECODER		
				128
				<del>128</del>

$$\Delta = -54$$



	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0	
RAM 0	L	L	L	L	L	-	-	-	-	-	-	-	-	-	-	-	-	-	POLARITY
RAM 1	L	L	L	C	H	-	-	-	-	-	-	-	-	-	-	-	-	-	A
RAM 2	L	L	L	H	L	-	-	-	-	-	-	-	-	-	-	-	-	-	A
RAM 3	L	L	L	H	H	-	-	-	-	-	-	-	-	-	-	-	-	-	A
SRAM 4	H	L	L	L	-	-	H	-	-	-	-	-	-	-	-	-	-	-	A
5	-	-	-	-	-	H	L	L	-	-	-	-	-	-	-	-	-	-	A
SRAM 6	H	L	L	L	H	-	-	H	-	-	-	-	-	-	-	-	-	-	A
7	-	-	-	-	-	H	H	L	-	-	-	-	-	-	-	-	-	-	A
RAM 8	H	L	L	H	-	-	-	-	-	-	-	-	-	-	-	-	-	-	A
9	H	L	L	H	H	-	-	-	-	-	-	-	-	-	-	-	-	-	A
RAM 10	H	L	H	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	A
SRAM 11	H	H	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	A
12	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
13	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
14	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
15	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
16	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
17	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
18	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
19	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
20	ALL ZEROES UNPROGRAMMED				ALL ZEROES UNPROGRAMMED				ALL "A"s										
21	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
22	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
23	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
24	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
25	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
26	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
27	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
28	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
29	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
30	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
31	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
D9	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
D8	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
D7	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
D6	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
D5	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
D4	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
D3	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
D2	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
D1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
D0	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-



FROG  
PLA  
REV  
WIRE  
WRAP

## FIELD PROGRAMMABLE LOGIC ARRAY (18X32X10) 82S152 (O.C.)/82S153 (T.S.)

INTEGRATED FUSE LOGIC  
SERIES 20

FPLA PROGRAM TABLE (Logic)

PROGRAM TABLE NUMBER	REV	DATE	PROGRAM TABLE ENTRIES:																		AND		ORL			
			I, B(0)		AND																		B(I)		PIN	
SREN		A15		A14		A13		A12		A11		Y111		Y110		V11Q		I, B(1)		B(I)		PIN				
T	E	R	M	B(0)	I	H	L	B(0)	I	H	L	B(0)	I	H	L	B(0)	I	H	L	B(0)	I	H	L	PIN		
0	-	-	-	-	L	L	L	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	19			
1	-	-	-	-	L	L	L	H	-	-	-	-	-	-	-	-	-	-	-	-	-	-	18			
2	-	-	-	-	L	L	L	H	-	-	-	-	-	-	-	-	-	-	-	-	-	-	17			
3	-	-	-	-	L	L	L	H	-	-	-	-	-	-	-	-	-	-	-	-	-	-	16			
4	-	-	-	-	L	L	L	H	-	-	-	-	-	-	-	-	-	-	-	-	-	-	15			
5	-	-	-	-	L	L	L	H	-	-	-	-	-	-	-	-	-	-	-	-	-	-	14			
6	-	-	-	-	L	L	L	H	-	-	-	-	-	-	-	-	-	-	-	-	-	-	13			
7	-	-	-	-	L	L	L	H	-	-	-	-	-	-	-	-	-	-	-	-	-	-	12			
8	-	-	-	-	L	L	L	H	-	-	-	-	-	-	-	-	-	-	-	-	-	-	11			
9	-	-	-	-	L	L	L	H	-	-	-	-	-	-	-	-	-	-	-	-	-	-	10			
10	-	-	-	-	L	L	L	H	-	-	-	-	-	-	-	-	-	-	-	-	-	-	9			
11	-	-	-	-	L	L	L	H	-	-	-	-	-	-	-	-	-	-	-	-	-	-	8			
12	-	-	-	-	L	L	L	H	-	-	-	-	-	-	-	-	-	-	-	-	-	-	7			
13	-	-	-	-	L	L	L	H	-	-	-	-	-	-	-	-	-	-	-	-	-	-	6			
14	-	-	-	-	L	L	L	H	-	-	-	-	-	-	-	-	-	-	-	-	-	-	5			
15	-	-	-	-	L	L	L	H	-	-	-	-	-	-	-	-	-	-	-	-	-	-	4			
16	-	-	-	-	L	L	L	H	-	-	-	-	-	-	-	-	-	-	-	-	-	-	3			
17	-	-	-	-	L	L	L	H	-	-	-	-	-	-	-	-	-	-	-	-	-	-	2			
18	-	-	-	-	L	L	L	H	-	-	-	-	-	-	-	-	-	-	-	-	-	-	1			
19	-	-	-	-	L	L	L	H	-	-	-	-	-	-	-	-	-	-	-	-	-	-	0			
20	-	-	-	-	L	L	L	H	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			
21	-	-	-	-	L	L	L	H	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			
22	-	-	-	-	L	L	L	H	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			
23	-	-	-	-	L	L	L	H	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			
24	-	-	-	-	L	L	L	H	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			
25	-	-	-	-	L	L	L	H	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			
26	-	-	-	-	L	L	L	H	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			
27	-	-	-	-	L	L	L	H	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			
28	-	-	-	-	L	L	L	H	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			
29	-	-	-	-	L	L	L	H	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			
30	-	-	-	-	L	L	L	H	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			
31	-	-	-	-	L	L	L	H	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			
D9	-	-	-	-	L	L	L	H	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			
D8	-	-	-	-	L	L	L	H	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			
D7	-	-	-	-	L	L	L	H	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			
D6	-	-	-	-	L	L	L	H	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			
D5	-	-	-	-	L	L	L	H	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			
D4	-	-	-	-	L	L	L	H	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			
D3	-	-	-	-	L	L	L	H	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			
D2	-	-	-	-	L	L	L	H	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			
D1	-	-	-	-	L	L	L	H	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			
PIN	8	7	6	5	4	3	2	1	19	18	17	16	15	14	13	12	11	9	8	7	6	5	4	3	2	1

ALL ZEROES  
UNPROGRAMMED

ALL "1"s  
ACTIVE

NOTES

- The FPLA is shipped with all links intact. Thus a background of entries corresponding to states of virgin links exists in the table, shown BLANK for clarity.
- Unused I and B bits in the AND array are normally programmed Don't Care (-).
- Unused product terms can be left blank.