RI	EV	REVISIONS DESCRIPTION	DATE	APPROVED
3	3	ENGREI PER ERC EDZ440 :	3/24/84	KIN
4		INCORPORATED PER ERC E0481	6/6/84	99

# ENGINEERING RELEASED

	1450xLD	DAWYSC 3/184	人	Atari, Inc. 30 E. Plumaria Drive San Jose, CA 95134
NEXT ASSY	USED ON	CHECKED 3/20/4	ATARI*	W A Warner Communications Company
NOTICE TO ALL PERSONS RECEIVING THIS DRAWING CONFIDENTIAL: Reproduction Forbidden without the specific written permission of Atari Inc., Sunnyvale, California. This drawing is only conditionally issued, and neither receipt nor		FCT 0000 3/20/21	TITLE GATE	: ARRAY "BARBARA"
use, the subject matter of the dr information shown thereon, n drawing or any part thereof, ex for Atari Incorporated and for	ansfers any right in, or license to rawing or any design or technical or any right to reproduce this cept for manufacture by vendors manufacture under the corpora- to reproduce this drawing is	3/29/94	SIZE DRAWING N	O. C025337-001 REV
	thereof unless by written agree-		SCALE	SHEET 1 OF 14.

#### INDEX

- 1.0 SCOPE
- 2.0 APPLICABLE DOCUMENTS
- 3.0 DEVIATIONS
- 4.0 PRECEDENCE
- 5.0 GENERAL REQUIREMENTS
  - 5.1 ELECTROSTATIC DISCHARGE
  - 5.2 MARKING
  - 5.3 BLOCK DIAGRAM
  - 5.4 PACKAGE DESCRIPTION
  - 5.5 LEAD INTEGRITY AND SOLDERABILITY
- 6.0 ABSOLUTE MAXIMUM RATINGS
  - 6.1 SUPPLY VOLTAGE
  - 6.2 VOLTAGE APPLIED TO ANY INPUT
  - 6.3 VOLTAGE APPLIED TO ANY OUTPUT
  - 6.4 POWER DISSIPATION
  - 6.5 JUNCTION TEMPERATURE
  - 6.6 OPERATING TEMPERATURE
  - 6.7 STORAGE TEMPERATURE
- 7.0 STATIC CHARACTERISTICS
  - 7.1 INPUT VOLTAGE HIGH
  - 7.2 INPUT VOLTAGE LOW
  - 7.3 INPUT CURRENT
  - 7.4 OUTPUT VOLTAGE HIGH
  - 7.5 OUTPUT VOLTAGE LOW
  - OUTPUT LEAKAGE CURRENT HIGH 7.6
  - 7.7 OUTPUT LEAKAGE CURRENT LOW
  - POWER SUPPLY CURRENT 7.8
  - 7.9 BREAKDOWN VOLTAGE
- 8.0 DYNAMIC CHARACTERISTICS
  - 8.1 INPUT TO OUTPUT PROP. DELAY
  - CLOCK TO OUTPUT PROP. DELAY 8.2
  - 8.3 SET UP TIME DATA TO CLOCK
  - 8.4 HOLD TIME DATA TO CLOCK
  - 8.5 CLOCK PULSE WIDTH
- 9.0 DYNAMIC TEST WAVEFORMS
  - 9.1 TIMING DEFINITIONS
  - 9.2 TIMING DIAGRAMS
- 10.0 DYNAMIC TEST SET-UP
  - 10.1 LOAD CIRCUIT FOR OUTPUT PINS
  - 10.2 INPUT PULSE DEFINITIONS
- 11.0 GATE ARRAY LOGIC EQUATIONS
- 12.0 ELECTRICAL CHARACTERIZATION TESTING
- 13.0 Pin Assignment



Atari, Inc. 30 E. Plumaria Drive San Jose, CA 95134

W A Warner Communications Company

SIZE DRAWING NO.

**SCALE** 

C025337-001

4

**OF**14

REV

### 1.0 SCOPE

This document is a preliminary specification of the electrical and mechanical requirements for a 40 pin custom high speed CMOS gate array I.C. device designated for use on the "TONG" project. The device is currently under development and there may be revisions to this document before it is Production Released.

### 2.0 APPLICABLE DOCUMENTS

The following documents, at the revision which is in effect on the date of the Purchase Order, shall form part of this specification to the extent referenced herein.

- a. CO99901 Qualification and Reliability Requirements for Integrated Circuits and Discrete Semiconductors.
- b. CO99902 Handling of Devices Susceptible to Static Discharge.
- c. C099905 External Visual and Solderability Requirements.
- d. CO99906 Internal Visual Requirements for Atari Semiconductors.
- e. CO21538 Electrostatic Discharge Sensitivity Testing.
- f. CO99931 Dual In-Line Package, General Specifications.

## 3.0 DEVIATIONS

Product sold to Atari, Inc. under this specification must be identical to original approved samples. Any changes to the product must receive Atari, Inc. sample reapproval prior to delivery. Any deviation from this specification, or from any of the above listed applicable documents, must be approved in writing through the current Atari Deviation Procedure prior to any deviation taking place.

#### 4.0 PRECEDENCE

This specification, including all approved deviations, shall be the governing document for device acceptance. In the event of conflict between this document and any other document, contract, specification or requirement, the manufacturer is responsible to notify Atari, Inc. for written disposition from the affected functional group(s), as identified within this document.

#### 5.0 GENERAL REQUIREMENTS

## 5.1 ELECTROSTATIC DISCHARGE

Parts must conform to the requirements of the Atari, Inc. Specification #CO21538, Electrostatic Discharge Sensitivity Testing.




## 5.2 MARKING

Minimally, parts must be marked permanently and legibly as per Atari, Inc. Specification #CO99901 para. 10.1.12 with:

- Atari Part Number Α.
- b. Date Code
- c. Copyright Symbol and information:
  - © ATARI (Year); year must be represented as either the full year (e.g. 1983) or the last two digits (e.g. 83)
- d. Vendor or industry recognized identification symbol
- e. Pin #1 Identification

#### 5.3 BLOCK DIAGRAM



Note: See Section 13.0 for pin assignment.



Atari, Inc. 30 E. Plumaria Drive San Jose, CA 95134

W A Warner Communications Company

SIZE DRAWING NO.

C025337-001

REV


**SCALE** 

SHEET 4 **OF** - 14

## 5.4 PACKAGE DESCRIPTION

Package shall be void-free plastic.

CUMULATIVE



17.65 (.695) 15.24 (.600)

## 5.5 <u>LEAD INTEGRITY AND SOLDERABILITY</u>

As per Atari, Inc. Specification #CO99901, para. 10.1.11 Lead Integrity and 10.1.16 Solderability.



## 6.0 ABSOLUTE MAXIMUM RATINGS

Limits beyond which the life of the part may be impaired. It is NOT implied that the device should be operated at these limits. If the part is operated at or near these limits, applicable manufacturers' derating calculations must be imposed.

ITEM	CHARACTERISTIC	LIMITS	UNITS
6.1	SUPPLY VOLTAGE Vcc TO GND (Vcc)	-0.5 TO +7.0	v
6.2	VOLTAGE APPLIED TO ANY INPUT (Vai)	-0.5 TO +7.0	v
6.3	VOLTAGE APPLIED TO ANY OUTPUT (Vao)	-0.5 TO +7.0	v
6.4	POWER DISSIPATION (Pd)	75.0	mW
6.5	JUNCTION TEMP. Ta=70° (Tj)	TBD	*c
5.6	OPERATING TEMPERATURE (Ta)	0 TO 70	*c
6.7	STORAGE TEMPERATURE (Tstj)	-55 TO +150	°C

儿	
ATA	RI*

Atari, Inc. 30 E. Plumaria Drive San Jose, CA 95134

A Warner Communications Company

SIZE DRAWING NO.

C025337-001

REV

Ç025337=00.

SHEET 6 OF  $^{14}$ 

SCALE

.

## 7.0 STATIC CHARACTERISTICS

## Unless otherwise specified:

- a.  $0 \le Ta \le 70^{\circ}C$
- b.  $4.75 \leq \overline{V}cc \leq 5.25$
- c. Positive current flows into the device
- d.  $C_{LOAD} = 50pF$

INPUT VOLTAGE HIGH (VIH)  INPUT VOLTAGE LOW (VIL)  INPUT CURRENT (I <sub>I</sub> )  OUTPUT VOLTAGE HIGH	0 ≤ Vin ≤ 5.25 Vcc = 5.25	min 2.0 -0.3	wax Vcc 0.8	v
(VIH)  INPUT VOLTAGE LOW (VIL)  INPUT CURRENT (II)  OUTPUT VOLTAGE HIGH	. – –	-0.3	0.8	
(VIL)  INPUT CURRENT (II)  OUTPUT VOLTAGE HIGH	. – –			v
OUTPUT VOLTAGE HIGH	. – –	-10	10	<del></del>
		J		uA
(VOH)	Vcc = 4.75 I <sub>OH</sub> = -100uA	2.4	5.0	v
OUTPUT VOLTAGE LOW (VOL)	Vcc = 4.75 I <sub>OL</sub> = 1.6 mA	0	0.4	v
OUTPUT LEAKAGE CURRENT HIGH (I <sub>LOH</sub> )	HIGH Z OUTPUT V <sub>O</sub> = 5.0 Vcc = 5.25	-1.0	1.0	uA
OUTPUT LEAKAGE CURRENT LOW (ILOL)	HIGH Z OUTPUT VO = 0.0 Vcc = 5.25	-1.0	1.0	uÁ
POWER SUPPLY	Vcc = 5.25V ALL INPUTS = Vcc DEVICE IS ACTIVE	TBD	14	mA
BREAKDOWN VOLTAGE (Bv)	Iin=10uA, ALL OTHER=OV; TEST ALL INPUTS ONE	7		v
	OUTPUT LEAKAGE CURRENT HIGH (I <sub>LOH</sub> )  OUTPUT LEAKAGE CURRENT LOW (I <sub>LOL</sub> )  POWER SUPPLY CURRENT (I <sub>CC</sub> )			$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$

	人
_	<b>ATARI</b> *

Atari, Inc. 30 E. Plumaria Drive San Jose, CA 95134

W A Warner Communications Company
-----------------------------------

SIZE	DRAWING NO.				
	C025337-001				4
SCALE		SHEET	7	OF	14

## 8.0 DYNAMIC CHARACTERISTICS

Unless otherwise specified:


- a.  $0^{\circ} \leq Ta \leq 70^{\circ}C$ .
- b.  $4.75 \le Vcc \le 5.25$
- c. All waveforms and dynamic parameters tested at 1 std TTL load/50pF.
- d. Ref. dynamic test set up section 10.0
- e. Ref. timing diagrams section 9.2

ITEM	PARAMETER	SYMBOL	MIN	MAX	UNIT
8.1	Input to Output Prop. Delay  Except Bread, BCLK 2 A/B	t <sub>PHL</sub> , t <sub>PHL</sub>		<b>35</b> 15	ns ns
8.2	Clock to Output Prop. Delay	t <sub>PHL</sub> , t <sub>PHL</sub>		25	ns
8.3	Setup Time Data to Clock	t <sub>s</sub>	5		ns
8.4	Hold Time Data to Clock	th	5		ns
8.5	Clock Pulse Width	tw	50		ns


## 9.0 DYNAMIC TEST WAVEFORMS

## 9.1 TIMING DEFINITIONS

- a. Rise and Fall times are measured at 10 to 90% of the waveform maximum amplitude.
- b. Applied waveform specifications:  $t_r = t_f \le 9ns \pm 10\%$



## 9.2 TIMING DIAGRAMS




Where:  $V_{M}=1.5V$ 

t<sub>s</sub>= setup time t<sub>h</sub>= hold time

tphL= prop. delay high to low tpLH= prop. delay low to high

## DATA SETUP AND HOLD TIMES





Atari, Inc. 30 E. Piumaria Drive San Jose, CA 95134


A Warner Communications Company

SIZE	DRAWING NO.				REV
	co	25337-0	01		4
SCALE		SHEET	9	OF	1./

14

## 10.0 DYNAMIC TEST SET-UP


## 10.1 LOAD CIRCUIT FOR OUTPUT PINS (or equiv. 1 std. TTL load/50pF)



Where:  $C_L = 50pF$ 

 $R_L = 2K$ D = 1N916, 1N3064 or equivalent

## 10.2 Input Pulse Definitions




Where:  $V_m = 1.5V$ 

Amplitude = 3.0V

tw = 50ns

Repetition rate = 10mhz



### 11.0 LOGIC EQUATIONS

GATE ARRAY "A" 40 PIN PLASTIC ("BARBARA")

INPUT DEFINITIONS: ("/" DENOTES ACTIVE LOW INPUT)

\*\*\*\* ALL INPUTS ARE DEFINED AS SEEN AT THE INPUT PAD \*\*\*\*\*

INPUT WITH "\*" DENOTES DC LEVEL SIGNALS, WHICH ARE SET DURING PREVIOUS CYCLE.

+57

GND

AO, Al, A2, A3, A4, A5, A6, A7, A8, A9, A10, A11, A12, A13, A14, A15

DO, D1, D7

VHBSEL

CLK2

READ(/WRITE)

/REF

/MPD

TOTAL INPUT PIN COUNT:

VCC, POWER SUPPLY

VSS

CPU ADDRESS BUS

CPU DATA BUS 0, 1, 7

VHANDLER BANK SELECT

CPU PHASE 2 CLOCK

CPU READ(/WRITE)

CPU /REFRESH

/MATH PAK DISABLE

\*\*\* 26 \*\*\*

INTERNAL REGISTER (D TYPE "74LS74" FLIPFLOP) SIGNAL DEFINITIONS: \*\*\*\*\* DATA IS CLOCKED AT THE TRAILING EDGE (HIGH TO LOW) OF THE CLOCK \*\*\*\*\*

CLOCK SIGNAL FOR ALL THREE FLIPFLOPS:

CLK=

A15\*A14\*/A13\*A12\*/A11\*/A10\*/A9\*A8\*A7\* A6\*A5\*A4\*A3\*A2\*A1\*A0\*/READ\*/REF\*/CLK2

DIFFH WRITE.

DSO(OUTPUT) =

DO CLOCKED BY CLK

DS1(OUTPUT)=

D1 CLOCKED BY CLK

DS7(OUTPUT)=

D7 CLOCKED BY CLK



Atari, Inc. 30 E. Plumaria Drive San Jose, CA 95134

W A Warner Communications Company

SIZE

DRAWING NO.

C025337-001

**REV** 

SHEET 11 OF 14

**SCALE** 

**OUTPUT DEFINITIONS:** 

("/" DENOTES ACTIVE LOW OUTPUT)

\*\*\*\*\* ALL OUTPUTS ARE DEFINED AS SEEN AT THE OUTPUT PAD \*\*\*\*\*
\*\*\*\*\* ACTIVE LOW OUTPUTS ARE INVERTED BEFORE GOING TO PAD \*\*\*\*\*

A15\*A14\*/A13\*A12\*/A11\*/A10\*/A9\*A8\*/A7\* /A6\*/A5\*/A4\*/A3\*/A2\*/REF\*CLK2 +A15\*A14\*/A13\*A12\*/A11\*/A10\*/A9\*A8\*/A7\* VOTRAXSTB= (ACTIVE HIGH) D100H-D103H (R/W) /A6\*/A5\*/A4\*/A3\*A2\*/A1\*/REF\*CLK2 D104H-D105H (R/W) /VOTRAXLTCH= A15\*A14\*/A13\*A12\*/A11\*/A10\*/A9\*A8\*/A7\* /A6\*/A5\*/A4\*/A3\*A2\*A1\*/REF\*CLK2 D106H-D107H (R/W) /MODEMLTCH= A15\*A14\*/A13\*A12\*/A11\*/A10\*/A9\*A8\*/A7\* /A6\*/A5\*/A4\*A3\*/A2\*/READ\*/REF\*CLK2 D108H-D10BH (W) /ACIACS= A15\*A14\*/A13\*A12\*/A11\*/A10\*/A9\*A8\* /A7\*/A6\*/A5\*/A4\*A3\*A2\*/REF D10CH-D10FH (R/W) A15\*A14\*/A13\*A12\*/A11\*/A10\*/A9\*A8\*/A7\* /A6\*/A5\*A4\*/A3\*/A2\*/READ\*/REF\*DS0\*CLK2 /DISKWR= D110H-D113H (W) A15\*A14\*/A13\*A12\*/A11\*/A10\*/A9\*A8\*/A7\* /A6\*/A5\*A4\*/A3\*A2\*READ\*/REF\*DS0\*CLK2 /DISKRD= D114H-D117H (R) /INTMPE= DS0 PBI DEVICE 0 +DS1 +DS7 PBI DEVICE I PBI DEVICE 7 /MATH PAK DISABLE INV. A15\*A14\*/A13\*A12\*A11\*/REF\*DS0 +A15\*A14\*/A13\*A12\*A11\*/REF\*DS1 +A15\*A14\*/A13\*A12\*A11\*/REF\*DS7 PBI DEVICE 0, 1 AND 7 AT D800H-DFFFH, OVER /HANDLER= LAPPING OS-MATHPAK. /DS7\*DS1 +VHBSEL\* DS7 HANDLERAll= PBI DEVICE 1 and 7 PBI DEVICE 7 \* /VHBSEL or HANDLERA12= DS7 PBI DEVICE 7 \* VHBSEL A15\*A14\*/A13\*A12\*/A11\*/A10\*/A9\*A8\*A7 A6\*A5\*A4\*A3\*A2\*A1\*A0\*READ\*/REF\*CLK2 /D1CFRD D1CFH READ BREAD(/WRITE)= READ(/WRITE) BUFFERED READ(/WRITE) BCLK2A CLK2 BUFFERED CLK2 BCLK2B CLK2 BUFFERED CLK2 TOTAL OUTPUT PIN COUNT: \*\*\* 14 \*\*\* TOTAL PIN COUNT: \*\*\* 40 \*\*\*

HANDLER All AND Al2 DECODING TABLE:	:
-------------------------------------	---

VHBSEL	DS7	DS1	DS0	HA12	HA11
$\bar{\mathbf{x}}$	0	0	1	0	0
x	0	ļ	X	Õ	Ţ
Ô	ļ	×	X	1	٥
ĭ	1	X	X	1	1



Atari, inc. 30 E. Plumaria Drive San Jose, CA 95134

W A Warner Communications Company

SIZE DRAWING NO.

C025337-001

REV

SHEET 12 **OF** 14

**SCALE** 

## 12.0 BLECTRICAL CHARACTERIZATION TESTING

Characterization and device performance tests are to be done on a Sentry 7 with high voltage test heads.



Atari, Inc. 30 E. Plumaria Drive San Jose, CA 95134

A Warner Communications Company

SIZE	DRAWING NO.		REV
		C025337-001	4

C023337-001

**SCALE** 

SHEET 13 OF 14

## 13.0 PIN ASSIGNMENT

Pīn #	Signal
1	/DISKWR
2	/DISKRD
3	/D1CFRD
4	/HANDLER
5	DS0
6	DS1
7	DS7
8	MPD
9	INTMPE
10	VHBSEL
11	HANDLERA11
12	HANDLERA12
13	BREAD
14	READ
15	VCC
16	VSS
17	/ACIACS
18	/MODEMLTCH
19	/VOTRAXLTCH
20	VOTRAXSTB
21	A15
22	A14
23	A13
24	A12
25	A11
26	A10
27	A9
28	A8
29	A7
30	A6
31	A5
32	A4
33	A3
34	A2
35	A1
36 27	AO
37	/REF
38	CLK2
39 40	BCLK2A
40	BCLK2B



Atari, inc. 30 E. Plumaria Drive San Jose, CA 95134



SIZE DRAWING NO.

CO25337-001

REV 4

**SCALE** 

SHEET 14 OF 14