PENNY1.ASG

INTEROFFICE MEMO

FROM: MARK FILIPAK 408 7605

TO: GEORGE WANG NOV 7, 1983

COPIES: GEORGE NELSON

DON TEISER

SUBJECT: INITIAL PENNY CHIP PARTS ESTIMATE

The following is a minimal parts estimate for the internals of the PENNY chip. Note that the interface block (page 1) and control block (page 2) are both 'one time' only real estate requirements while the percept block (page 3) is to be repeated 32 times. For your assistance, I have included inter-percept bussing requirements (page 4). I would like your evaluation of the die size for a 32 percept PENNY chip as described on pages 1 through 4, plus the increase for the implimentation of option 1 (page 5), plus the increase for the implimentation of option 2 (also on page 5). If this information is insufficient, please get back to me as soon as possible. Thanks for your assistance.

PENNY1.ASG PAGE 1 OF 5

INTERFACE BLOCK	QTY	DESCRIPTION
ADDRESS OUTPUT	8	DRIVERS (4 TTL LOADS EACH)
SELECT/RAS INPUT/OUTPUT		1 DRIVER (4 TTL LOADS)
CAS OUTPUT 1	DRIV	PER (4 TTL LOADS)
MEMORY MUX OUTPUT 1	DRIV	PER (4 TTL LOADS)
PROCESSOR WRITE OUTPUT	1	DRIVER (6 TTL LOADS)
COLOR OUTPUT	4	DRIVER (1 TTL LOAD EACH)
INTENSITY OUTPUT 4	DRIV	ZER (1 TTL LOAD EACH)
PROCESSOR WRITE INPUT	1	GATE
DATA INPUT 16	16-E	BIT LATCH
CLOCK INPUT 1	8.87	MHz (PAL)
Vcc 1	VOI	TS
Vss 1	GROU	UND
TOTAL 40	_	

PENNY1.ASG PAGE 2 OF 5

CONTROL BLOCK		QTY DESCRIPTION
MACRO CONTROL MACHINE	12	3 D-FLIP-FLOPS WITH CLEAR 2-INPUT NAND GATES
ADDRESS CACHE	64	1 14-BIT PRESETABLE SYNCHRONOUS BINARY UP/DOWN COUNTER SIMPLE 14-BIT LATCHES
DATA ADDRESS MAPS	32	6-BIT SIMPLE LATCHES
MEMORY ACCESS MACHINE		2 D-FLIP-FLOPS WITH CLEAR 2-INPUT NAND GATES
SELECT/MUX CONTROL		2 D-FLIP-FLOPS WITH CLEAR 2-INPUT NAND GATES
PERCEPT SELECTOR	1	1 TO 32 DEMUX
INVERT SWITCH		32 1-BIT SIMPLE LATCHES
QUAD 4-BIT BIN-POLY CO	NVERTI	ER 64 2-INPUT NAND GATES
COORDINATE COMPUTER		1 9-BIT ASYNCHRONOUS BINARY ADDER
PROCESSOR WRITE LOGIC		3 2-INPUT NAND GATES
COMPOSITE SYNC DETECTO		1 DYNAMIC MEMORY CELL (450 ns DECAY TIME) D-FLIP-FLOP WITH CLEAR & PRESET 2-INPUT NAND GATES
HSYNC GENERATOR		2 2-INPUT NAND GATES

SCREEN ENABLE LOGIC	1 6	3 D-FLIP-FLOPS WITH CLEAR D-FLIP-FLOP WITH PRESET 2-INPUT NAND GATES
MISCELLANEOUS		5% EXTRA STUFF I FORGOT (GATES, ETC.)

PENNY1.ASG PAGE 3 OF 5

PERCEPT BLOCK			DESCRIPTION
PERCEPT ENABLE SWITCH		1	SIMPLE 1-BIT LATCH
			D-FLIP-FLOPS WITH CLEAR PUT NAND GATES
PARAMETER SERVICE MACH			D-FLIP-FLOPS WITH CLEAR PUT NAND GATES
DATA SERVICE MACHINE			D-FLIP-FLOPS WITH CLEAR PUT NAND GATES
SERVICE PRIORITIZATION	1	24	2-INPUT NAND GATES
DISPLAY PRIORITIZATION	1	52	2-INPUT NAND GATES
PARAMETER CACHE		SIMPI	SIMPLE 9-BIT LATCH LE 8-BIT LATCH LE 6-BIT LATCH
FORMAT INTERPRETER	28	_	SIMPLE 7-BIT LATCH PUT NAND GATES
GRAPHICS GENERATOR	-	4-BI7	1 TO 8 DEMUX OPEN COLLECTOR GATES OPEN COLLECTOR GATES
POLYCOUNTER SEEDS	4	SIMPI	LE 4-BIT LATCHES
REVERSE DATA SWITCH		1	SIMPLE 1-BIT LATCH
COLOR PRIORITY SWITCH		1	SIMPLE 1-BIT LATCH

MULTILINE SWITCH 1 SIMPLE 1-BIT LATCH

PROGRAMMABLE POLYCOUNTER ARRAY 16 PRESETABLE RIGHT SHIFT

SYNCHRONOUS SHIFT-REGISTERS

12 2-INPUT NAND GATES

ACTIVE PERCEPT DETECTOR 1 1 OF 32 DATA SELECTOR

MISCELLANEOUS 5% EXTRA STUFF I FORGOT

(GATES, ETC.)

PENNY1.ASG PAGE 4 OF 5

COMMON PERCEPT BUSSES	QTY DESCRIPTION
DISPLAY PRIORITY IN/OUT	13 OPEN COLLECTOR (8.87 MHz) BIDIRECTIONAL 13 OUTPUTS PER PERCEPT 13 INPUTS PER PERCEPT 13 INPUTS TO CONTROL
SERVICE PRIORITY IN/OUT	6 OPEN COLLECTOR (8.87 MHz) BIDIRECTIONAL 6 OUTPUTS PER PERCEPT 6 INPUTS PER PERCEPT 6 INPUTS TO CONTROL
DATA IN	16 DRIVEN (8.87 MHz) UNIDIRECTIONAL 16 INPUTS PER PERCEPT 16 OUTPUTS FROM CONTROL
SERVICE GRANT IN 1	DRIVEN (8.87 MHz) UNIDIRECTIONAL 1 INPUT PER PERCEPT 1 OUTPUT FROM CONTROL
PARAMETER STROBES IN	7 DRIVEN (8.87 MHz) UNIDIRECTIONAL 7 INPUTS PER PERCEPT 7 OUTPUTS FROM CONTROL
COLOR OUT 4	OPEN COLLECTOR (8.87 MHz) UNIDIRECTIONAL 4 OUTPUTS PER PERCEPT 4 INPUTS TO INTERFACE OUT

INTENSITY OUT	4 OPEN COLLECTOR (17.73 MHz) UNIDIRECTIONAL 4 OUTPUTS PER PERCEPT 4 INPUTS TO INTERFACE OUT
PERCEPT ACTIVE IN/OUT	32 DRIVEN (8.87 MHz) 1 OUTPUT PER PERCEPT 32 INPUTS PER PERCEPT
CLOCK IN 1	DRIVEN (8.87 MHz) 1 INPUT PER PERCEPT 1 OUTPUT FROM CONTROL
HSYNC (CLEAR)	1 DRIVEN (225 ns) 1 INPUT PER PERCEPT 1 OUTPUT FROM CONTROL
SCREEN ENABLE	1 DRIVEN (225 ns) 1 INPUT PER PERCEPT 1 OUTPUT FROM CONTROL
TOTAL INTERNAL BUS LINES	86

PENNY1.ASG PAGE 5 OF 5

This is option 1. It adds the capability to generate 3-D surfaces.

PERCEPT BLOCK		QTY DESCRIPTION
YAW GENERATOR	2 6 5 10 1	1 8-BIT PRESETABLE SYNCHRONOUS BINARY UP/DOWN COUNTER D-FLIP-FLOPS WITH CLEAR 1 OF 32 DATA SELECTORS PRESETABLE RIGHT SHIFT SYNCHRONOUS SHIFT REGISTERS 2-INPUT NAND GATES SIMPLE 5-BIT LATCH
YAW & PITCH CONTROLLER	2	3 D-FLIP-FLOPS WITH CLEAR SIMPLE 1-BIT LATCHES 2-INPUT NAND GATES
Z-COORDINATE COUNTER		1 8-BIT PRESETABLE SYNCHRONOUS BINARY UP/DOWN COUNTER

This is option 2. It adds 5 binary points of internal resolution to z-coordinate surface generation.

PERCEPT BLOCK		QTY	DESCRIPTION
HIGH RES DISPLAY	PRIORITY 1	5-BIT	2-INPUT NAND GATES PRESETABLE SYNCHRONOUS RY UP/DOWN COUNTER

COMMON PERCEPT BUSSES	QTY	DESCRIPTION
HIGH RES DISPLAY PRIORITY	I/O	5 OPEN COLLECTOR (8.87 MHz)
	BIDIF	RECTIONAL
	5 OUT	PUTS PER PERCEPT
	5 INE	PUTS PER PERCEPT
	5 INE	PUTS TO CONTROL
	_	
TOTAL ADDITIONAL BUS LINE	S 5	