ESE555 VLSI Design

CAD Assignment 1

Reetam Mandal

SBU#114352881


23-Sept-2021


VLS1
188 Seen in Mark in warmed
$Q_1 (W/L)_n = 100 n / 50 n$ $(W/L)_p = 200 n / 50 n$
(W/L) p = 250 n / 50 n
Branch Milliam & fresh a st
(Va) n = 0.41064
(Um)p = -0.3842V
4n = 270 cm²/V+S
11 - 2 +0 cm / VS
= 3.97 x 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
60 = 8.8 5 × 10 (F(M)
- Tox, mos = 144 x (0-3 (m)
Tox, pmos = 1.26 × 10-9 (m)
les the first of leaving a and self-
Inverter drives capacitive load 2FF (CLORA)
Calculate - Ins-to-high proposation delay
high-to low
Nominal Power Suppy = 1 V; Input is step function
The state of the s
thigh to low Propogation delay
Tous = Croad [2 Vian + in 4 () in = 16.
Total = Cloud [2 VThn + in 4(VDD - VThn) +] Kn (VDD - VTin) -VDD - VTin VDD - VTin
Compa Eax Toller James May
Tox, 1
3.97 x 8.85 x 10-12
1.14 × 10 (m)
Coxy = 35-1345 x 10-3/1-14
(mos) = 0 3.08197 × 10-2 F
Contraction of the second


kn = un Cox wo
Ln
= 0.027 x 0=== 3.08197 x 10-2 150 x 10-9
50 x10-9
$K_{\rm H} = 1.66 \times 10^{-3}$
KM -
T = Cool [2 x 0.4106 1 /4(1-0.4100) -1)
Tone = Croad [2 x 0.4106, In(4(1-0.4100) _1)]
= 2 × 10-15 [1.3932 + 0.3057]
= 2×10-15 [1.3932 + 0.3057] q. 784×10-4
4. 10 (*10
Tell = 6.3-472 x 10-12 s = 3.472ps
Tehl
low to high.
telm = Cload [21 VT, p] + ln[4(VDD-[VT, 1])] Ke(VDD-[VT, p]) VDD-[VT, p] VER
Ke (V-2 - VTpH) (Vop - VT, e) Vpp
Cox = 3.97 x 8.85 × 10-12 = 2.78 × 10-2 // Cox= Tom/p
. 00 - 10-4
Kp = up (ox (we) = 2.78 × 10-2 × 7 × 10-3 × 4
$Kp = Up \left(\frac{1}{6x} \right) = \frac{2.78 \times 10^{-4}}{10^{-4}} = \frac{-7.784 \times 10^{-4}}{10^{-4}} = \frac{-7.784 \times 10^{-4}}{10^{-4}} = \frac{2 \times 10^{-15}}{10^{-4}} = 2 \times 10^{-$
7 = 2×10-15 [2 (0.3842) + du (4 (+ 0.5842) -1)
7.784210 (1-0.3842) (1-0.3842)
= 4.17456 ×10 (1.2478 + 14 (1.4/32))
= 4.17456 ×10 ⁻¹² (1.2478 + 14 (1.482)) = 6.797 Ps

High to Low Propagation Delay: $\underline{3.472 \text{ ps}}$


Low to High Propagation Delay: 6.797 ps









Invertor Circuit



- i. inverter test transient analysis 2nm period/50% duty cycle
- ii. transient analysis(5 clock cycles, 10ns) schematic netlist, high-to-low and low-to-high
- iii. rise and fall

a. Rise and Fall of Input Signal is 1ps






The high to low propagation delay is <u>58.7361ps</u>

The low to high propagation delay is 39.3551ps

b. Rise and Fall of Input Signal is 200ps



The high to low propagation delay is 92.7236ps


The low to high propagation delay is <u>137.6283ps</u>

c. In calculation in Q#1, the results were: High to Low Propagation Delay: <u>3.47 ps</u>, Low to High Propagation Delay: <u>6.79 ps</u>.

In simulation in Q#2, results were: high to low propagation delay is $\underline{58.7361ps}$ and low to high propagation delay is $\underline{39.3551ps}$ for 1ps and high to low propagation delay is $\underline{92.7236ps}$ and low to high propagation delay is $\underline{137.6283ps}$ for 200ps.

The simulation shows us higher values. This difference in observations is because of components like junction capacitance and such properties that the input signal will now need to overcome.

When we are doing the layout, we need to consider other such factors, so the resultant delay is usually even higher.




The high to low propagation delay is 59.8914ps

The low to high propagation delay is <u>120.621ps</u>

Load capacitance: 0.5fF-5fF (in steps of 0.5fF)

Transient analysis was done to find low-to-high and high-to-low propagation delays.

Plot of average propagation delay ((low-to-high+high-to-low)/2) versus output load capacitance:




Q 5.

Output load is kept constant at 2fF


Wn is sweeped until 1.5 um (with step size of 200 nm) while keeping Wp/Wn constant,

Transient analysis is done to determine low-to-high and high-to-low propagation delays.


Plot of average propagation delay ((low-to-high+high-to-low)/2) versus Wn:




Inverter Physical Layout



Pass DRC & LVS







Q 7.


HSPICE simulation

a) Rise & Fall Input Signal is 1ps





Low to High delay is 12.6ps






b) Rise & Fall Input Signal is 200ps





High to low propagation delay is 125ps



c) Our extracted netlist simulation results show higher values than schematic netlist. The result is due to factors such as junction capacitance, that input signals will need to overcome and thus add to the delay.