

**ESE555 VLSI System Design**

**Assignment 3**

Reetam Mandal

114353881

reetam.mandal@stonybrook.edu


Nov 22, 2021

*Q. CMOS positive (rising) edge triggered master-slave D type flip-flop with an asynchronous reset (active at logic high) using 45 nm static CMOS technology.*


*Three inputs (data, clock, and reset) and two outputs (Q and Q bar). Supply voltage is set to 1.1 Volts. External load of 5 fF. 20 ps of rise/fall times for the data and clock signals. 50% duty cycle for both signals.*

## D Flip-Flop


Schematic



Layout





Layout DRC & LVS verification and PEX netlist extraction



The screenshot shows the Output View of a digital logic simulation. The left pane lists the signals: design\_a1, i(vg), i(va), i(vb), i(vc), i(vd), v(a1), v(b1), v(c1), v(f), vinf, and v(vdd). The right pane displays the timing diagram for these signals. The x-axis is labeled 'TIME(sec) (ns)' and ranges from 0 to 5ns. The y-axis is labeled 'voltage (V)' and ranges from 0 to 1.0V. The signals are plotted as follows:

- v(a1)**: A periodic square wave with a period of approximately 1ns, alternating between 0V and 1V.
- v(b1)**: A signal that is 0V until approximately 2.5ns, then jumps to 1V and remains there.
- v(c1)**: A signal that is 1V until approximately 0.5ns, then drops to 0V and remains there.
- v(f)**: A signal that is 0V until approximately 0.5ns, then jumps to 1V and remains there.
- vinf**: A signal that is 0V until approximately 0.5ns, then jumps to 1V and remains there.
- v(vdd)**: A signal that is 0V until approximately 0.5ns, then jumps to 1V and remains there.




### Clock-to-Q delay


- *latching logic-low* = ~79ps
- *latching logic-high* = ~79ps


## D Flip Flop Working:

### DFF Test Bench



## Simulation







Clock to Output delay at 5fF load = ~36ps

**Data Path**

Schematic



Simulation




Input: Clock, Data= $1/10$  \* Clock, Async Reset=  $2 * \text{Data}$ .

Output: Output\_1(Q, from 1<sup>st</sup> flip-flop in data path), Output\_2(Q, from 2<sup>nd</sup> flip-flop in data path)

Load:  $5fF$

Analysis Time:  $25n$  for  $2Ghz$ ,  $10n$  for others.

Clock =  $2Ghz$




Clock to Output delay @  $2Ghz$  for latching low =  $\sim 70ps$  and for latching high =  $\sim 53.ps$

Clock Frequency  $4Ghz$  (Maximum Clock Frequency of Operation )






Clock Frequency of failure 5Ghz (Waveforms showing failure if the maximum frequency is exceeded  
- max delay constraint violation)




## Appendix


### Inverter




NAND Schematic




Transmission Gate




Tristate Inverter



Tristate NAND



XOR



DFF Post Extraction Netlist

```
; DESIGN "DFF"
; DATE "Fri Nov 19 15:54:20 2021"
; VENDOR "Mentor Graphics Corp."
; PROGRAM "Calibre xRC v2014.4_28.20"
; CIRCUIT TEMPERATURE 27C
; NOMINAL TEMPERATURE 27C
;
```

mgc\_rve\_device\_template "PMOS\_VTL" "D" "G" "S" "b"

```
mgc_rve_device_template "NMOS_VTL" "D" "G" "S" "b"
mgc_rve_device_template "PMOS_VTH" "D" "G" "S" "b"
mgc_rve_device_template "NMOS_VTH" "D" "G" "S" "b"
mgc_rve_device_template "PMOS_VTG" "D" "G" "S" "b"
mgc_rve_device_template "NMOS_VTG" "D" "G" "S" "b"
mgc_rve_device_template "PMOS_THKOX" "D" "G" "S" "b"
mgc_rve_device_template "NMOS_THKOX" "D" "G" "S" "b"
mgc_rve_parasitic_template "c"
```

```
mgc_rve_cell_start "DFF" "Q" "Clk" "D" "Res" "VSS" "Q-" "VDD"

mr_pi "NMOS_VTL" "M0" '( "1" "Clk" "VSS" "VSS") '( ("1" 5e-08) ("w" 1e-07) ("ad" 1.2e-14) ("as" 1.2e-14)
("pd" 4.4e-07) ("ps" 4.4e-07) ("lpe" 1) ) '(-0.5825 -3.66)

mr_pi "NMOS_VTL" "M1" '( "2" "1" "VSS" "VSS") '( ("1" 5e-08) ("w" 1e-07) ("ad" 1.2e-14) ("as" 1.2e-14)
("pd" 4.4e-07) ("ps" 4.4e-07) ("lpe" 1) ) '(0.305 -3.66)

mr_pi "NMOS_VTL" "M2" '( "11" "D" "VSS" "VSS") '( ("1" 5e-08) ("w" 1e-07) ("ad" 1.2e-14) ("as" 1.2e-14)
("pd" 4.4e-07) ("ps" 4.4e-07) ("lpe" 1) ) '(1.3125 -3.66)

mr_pi "NMOS_VTL" "M3" '( "13" "11" "VSS" "VSS") '( ("1" 5e-08) ("w" 1e-07) ("ad" 1.2e-14) ("as" 1.2e-14)
("pd" 4.4e-07) ("ps" 4.4e-07) ("lpe" 1) ) '(2.335 -3.66)

mr_pi "NMOS_VTL" "M4" '( "4" "1" "13" "VSS") '( ("1" 5e-08) ("w" 1e-07) ("ad" 1.2e-14) ("as" 1.2e-14)
("pd" 4.4e-07) ("ps" 4.4e-07) ("lpe" 1) ) '(4.0175 -3.6625)

mr_pi "NMOS_VTL" "M5" '( "3" "Res" "VSS" "VSS") '( ("1" 5e-08) ("w" 1e-07) ("ad" 1.2e-14) ("as" 1.2e-14)
("pd" 4.4e-07) ("ps" 4.4e-07) ("lpe" 1) ) '(4.1175 -6.8975)

mr_pi "NMOS_VTL" "M6" '( "14" "4" "VSS" "VSS") '( ("1" 5e-08) ("w" 1e-07) ("ad" 1.2e-14) ("as" 1.2e-14)
("pd" 4.4e-07) ("ps" 4.4e-07) ("lpe" 1) ) '(5.4325 -3.6675)

mr_pi "NMOS_VTL" "M7" '( "15" "1" "4" "VSS") '( ("1" 5e-08) ("w" 1e-07) ("ad" 1.2e-14) ("as" 1.2e-14)
("pd" 4.4e-07) ("ps" 4.4e-07) ("lpe" 1) ) '(5.5375 -6.885)

mr_pi "NMOS_VTL" "M8" '( "5" "3" "14" "VSS") '( ("1" 5e-08) ("w" 1e-07) ("ad" 1.2e-14) ("as" 1.2e-14)
("pd" 4.4e-07) ("ps" 4.4e-07) ("lpe" 1) ) '(6.0425 -3.6675)

mr_pi "NMOS_VTL" "M9" '( "15" "5" "VSS" "VSS") '( ("1" 5e-08) ("w" 1e-07) ("ad" 1.2e-14) ("as" 1.2e-14)
("pd" 4.4e-07) ("ps" 4.4e-07) ("lpe" 1) ) '(6.9675 -6.8975)

mr_pi "NMOS_VTL" "M10" '( "6" "2" "5" "VSS") '( ("1" 5e-08) ("w" 1e-07) ("ad" 1.2e-14) ("as" 1.2e-14)
("pd" 4.4e-07) ("ps" 4.4e-07) ("lpe" 1) ) '(7.6125 -3.6625)

mr_pi "NMOS_VTL" "M11" '( "17" "1" "6" "VSS") '( ("1" 5e-08) ("w" 1e-07) ("ad" 1.2e-14) ("as" 1.2e-14)
("pd" 4.4e-07) ("ps" 4.4e-07) ("lpe" 1) ) '(8.42 -6.885)

mr_pi "NMOS_VTL" "M12" '( "Q" "6" "VSS" "VSS") '( ("1" 5e-08) ("w" 1e-07) ("ad" 1.2e-14) ("as" 1.2e-14)
("pd" 4.4e-07) ("ps" 4.4e-07) ("lpe" 1) ) '(9.31 -3.6625)

mr_pi "NMOS_VTL" "M13" '( "16" "8" "VSS" "VSS") '( ("1" 5e-08) ("w" 1e-07) ("ad" 1.2e-14) ("as" 1.2e-14)
("pd" 4.4e-07) ("ps" 4.4e-07) ("lpe" 1) ) '(10.035 -6.8925)

mr_pi "NMOS_VTL" "M14" '( "8" "6" "VSS" "VSS") '( ("1" 5e-08) ("w" 1e-07) ("ad" 1.2e-14) ("as" 1.2e-14)
("pd" 4.4e-07) ("ps" 4.4e-07) ("lpe" 1) ) '(10.58 -3.6625)

mr_pi "NMOS_VTL" "M15" '( "17" "3" "16" "VSS") '( ("1" 5e-08) ("w" 1e-07) ("ad" 1.2e-14) ("as" 1.2e-14)
("pd" 4.4e-07) ("ps" 4.4e-07) ("lpe" 1) ) '(10.645 -6.8925)
```

```

mr_pi "NMOS_VTL" "M16" '( "Q-" "Q" "VSS" "VSS") '( ("1" 5e-08) ("w" 1e-07) ("ad" 1.2e-14) ("as" 1.2e-14)
("pd" 4.4e-07) ("ps" 4.4e-07) ("lpe" 1) ) '(11.77 -3.6625)

mr_pi "PMOS_VTL" "M17" '( "1" "Clk" "VDD" "VDD") '( ("1" 5e-08) ("w" 1.6e-07) ("ad" 1.92e-14) ("as" 1.92e-
14) ("pd" 5.6e-07) ("ps" 5.6e-07) ("lpe" 1) ) '(-0.5825 -2.57)

mr_pi "PMOS_VTL" "M18" '( "2" "1" "VDD" "VDD") '( ("1" 5e-08) ("w" 1.6e-07) ("ad" 1.92e-14) ("as" 1.92e-
14) ("pd" 5.6e-07) ("ps" 5.6e-07) ("lpe" 1) ) '(0.305 -2.57)

mr_pi "PMOS_VTL" "M19" '( "11" "D" "VDD" "VDD") '( ("1" 5e-08) ("w" 1.6e-07) ("ad" 1.92e-14) ("as" 1.92e-
14) ("pd" 5.6e-07) ("ps" 5.6e-07) ("lpe" 1) ) '(1.3125 -2.57)

mr_pi "PMOS_VTL" "M20" '( "13" "11" "VDD" "VDD") '( ("1" 5e-08) ("w" 1.6e-07) ("ad" 1.92e-14) ("as" 1.92e-
14) ("pd" 5.6e-07) ("ps" 5.6e-07) ("lpe" 1) ) '(2.335 -2.57)

mr_pi "PMOS_VTL" "M21" '( "4" "2" "13" "VDD") '( ("1" 5e-08) ("w" 1.6e-07) ("ad" 1.92e-14) ("as" 1.92e-14)
("pd" 5.6e-07) ("ps" 5.6e-07) ("lpe" 1) ) '(4.0175 -2.5725)

mr_pi "PMOS_VTL" "M22" '( "3" "Res" "VDD" "VDD") '( ("1" 5e-08) ("w" 1.6e-07) ("ad" 1.92e-14) ("as" 1.92e-
14) ("pd" 5.6e-07) ("ps" 5.6e-07) ("lpe" 1) ) '(4.1175 -5.7425)

mr_pi "PMOS_VTL" "M23" '( "5" "4" "VDD" "VDD") '( ("1" 5e-08) ("w" 1.6e-07) ("ad" 1.92e-14) ("as" 1.92e-
14) ("pd" 5.6e-07) ("ps" 5.6e-07) ("lpe" 1) ) '(5.4325 -2.5775)

mr_pi "PMOS_VTL" "M24" '( "15" "2" "4" "VDD") '( ("1" 5e-08) ("w" 1.6e-07) ("ad" 1.92e-14) ("as" 1.92e-14)
("pd" 5.6e-07) ("ps" 5.6e-07) ("lpe" 1) ) '(5.5375 -5.73)

mr_pi "PMOS_VTL" "M25" '( "5" "3" "VDD" "VDD") '( ("1" 5e-08) ("w" 1.6e-07) ("ad" 1.92e-14) ("as" 1.92e-
14) ("pd" 5.6e-07) ("ps" 5.6e-07) ("lpe" 1) ) '(6.0425 -2.5775)

mr_pi "PMOS_VTL" "M26" '( "15" "5" "VDD" "VDD") '( ("1" 5e-08) ("w" 1.6e-07) ("ad" 1.92e-14) ("as" 1.92e-
14) ("pd" 5.6e-07) ("ps" 5.6e-07) ("lpe" 1) ) '(6.9675 -5.7425)

mr_pi "PMOS_VTL" "M27" '( "6" "1" "5" "VDD") '( ("1" 5e-08) ("w" 1.6e-07) ("ad" 1.92e-14) ("as" 1.92e-14)
("pd" 5.6e-07) ("ps" 5.6e-07) ("lpe" 1) ) '(7.6125 -2.5725)

mr_pi "PMOS_VTL" "M28" '( "17" "2" "6" "VDD") '( ("1" 5e-08) ("w" 1.6e-07) ("ad" 1.92e-14) ("as" 1.92e-14)
("pd" 5.6e-07) ("ps" 5.6e-07) ("lpe" 1) ) '(8.42 -5.73)

mr_pi "PMOS_VTL" "M29" '( "Q" "6" "VDD" "VDD") '( ("1" 5e-08) ("w" 1.6e-07) ("ad" 1.92e-14) ("as" 1.92e-
14) ("pd" 5.6e-07) ("ps" 5.6e-07) ("lpe" 1) ) '(9.31 -2.5725)

mr_pi "PMOS_VTL" "M30" '( "17" "8" "VDD" "VDD") '( ("1" 5e-08) ("w" 1.6e-07) ("ad" 1.92e-14) ("as" 1.92e-
14) ("pd" 5.6e-07) ("ps" 5.6e-07) ("lpe" 1) ) '(10.035 -5.7375)

mr_pi "PMOS_VTL" "M31" '( "8" "6" "VDD" "VDD") '( ("1" 5e-08) ("w" 1.6e-07) ("ad" 1.92e-14) ("as" 1.92e-
14) ("pd" 5.6e-07) ("ps" 5.6e-07) ("lpe" 1) ) '(10.58 -2.5725)

mr_pi "PMOS_VTL" "M32" '( "17" "3" "VDD" "VDD") '( ("1" 5e-08) ("w" 1.6e-07) ("ad" 1.92e-14) ("as" 1.92e-
14) ("pd" 5.6e-07) ("ps" 5.6e-07) ("lpe" 1) ) '(10.645 -5.7375)

mr_pi "PMOS_VTL" "M33" '( "Q-" "Q" "VDD" "VDD") '( ("1" 5e-08) ("w" 1.6e-07) ("ad" 1.92e-14) ("as" 1.92e-
14) ("pd" 5.6e-07) ("ps" 5.6e-07) ("lpe" 1) ) '(11.77 -2.5725)

mr_pp 'c "c_15" '("1" "0") 1.45486f
mr_pp 'c "c_29" '("2" "0") 0.896487f
mr_pp 'c "c_43" '("3" "0") 0.717847f
mr_pp 'c "c_53" '("4" "0") 0.409943f
mr_pp 'c "c_63" '("5" "0") 0.432322f
mr_pp 'c "c_74" '("6" "0") 0.647828f
mr_pp 'c "c_80" '("Q" "0") 0.274777f
mr_pp 'c "c_89" '("8" "0") 0.344307f

```

mr\_pp 'c "c\_93" '("Clk" "0") 0.127004f  
mr\_pp 'c "c\_99" '("D" "0") 0.123218f  
mr\_pp 'c "c\_106" '("11" "0") 0.194212f  
mr\_pp 'c "c\_111" '("Res" "0") 0.130848f  
mr\_pp 'c "c\_118" '("13" "0") 0.155021f  
mr\_pp 'c "c\_124" '("14" "0") 0.0262129f  
mr\_pp 'c "c\_133" '("15" "0") 0.13715f  
mr\_pp 'c "c\_138" '("16" "0") 0.030296f  
mr\_pp 'c "c\_147" '("17" "0") 0.216275f  
mr\_pp 'c "c\_167" '("VSS" "0") 1.48851f  
mr\_pp 'c "c\_172" '("Q-" "0") 0.0512863f  
mr\_pp 'c "c\_190" '("VDD" "0") 1.52598f

mr\_ni "1" 0 1.45486e-15 8.4165e-16 '( "M0\_d" "M17\_d" "M11\_g" "M18\_g" "M1\_g" "M27\_g" "M4\_g" "M7\_g" )

mr\_ni "2" 0 8.96487e-16 7.43071e-16 '( "M18\_d" "M1\_d" "M10\_g" "M21\_g" "M24\_g" "M28\_g" )

mr\_ni "3" 0 7.17847e-16 7.93396e-16 '( "M22\_d" "M5\_d" "M15\_g" "M25\_g" "M32\_g" "M8\_g" )

mr\_ni "4" 0 4.09943e-16 5.48802e-16 '( "M21\_d" "M4\_d" "M23\_g" "M6\_g" "M24\_s" "M7\_s" )

mr\_ni "5" 0 4.32322e-16 7.19965e-16 '( "M23\_d" "M25\_d" "M8\_d" "M26\_g" "M9\_g" "M10\_s" "M27\_s" )

mr\_ni "6" 0 6.47828e-16 6.31438e-16 '( "M10\_d" "M27\_d" "M12\_g" "M14\_g" "M29\_g" "M31\_g" "M11\_s" "M28\_s" )

mr\_ni "Q" 0 2.74777e-16 2.65503e-16 '( "M12\_d" "M29\_d" "M16\_g" "M33\_g" )

mr\_ni "8" 0 3.44307e-16 4.8763e-16 '( "M14\_d" "M31\_d" "M13\_g" "M30\_g" )

mr\_ni "Clk" 0 1.27004e-16 8.60344e-17 '( "M0\_g" "M17\_g" )

mr\_ni "D" 0 1.23218e-16 9.85828e-17 '( "M19\_g" "M2\_g" )

mr\_ni "11" 0 1.94212e-16 2.31832e-16 '( "M19\_d" "M2\_d" "M20\_g" "M3\_g" )

mr\_ni "Res" 0 1.30848e-16 8.66606e-17 '( "M22\_g" "M5\_g" )



mr\_ni "13" 0 1.55021e-16 3.69349e-16 '( "M20\_d" "M3\_d" "M21\_s" "M4\_s" )

mr\_ni "14" 0 2.62129e-17 1.19966e-16 '( "M6\_d" "M8\_s" )

mr\_ni "15" 0 1.3715e-16 4.83737e-16 '( "M24\_d" "M26\_d" "M7\_d" "M9\_d" )

mr\_ni "16" 0 3.0296e-17 1.94151e-16 '( "M13\_d" "M15\_s" )

mr\_ni "17" 0 2.16275e-16 5.42936e-16 '( "M11\_d" "M15\_d" "M28\_d" "M30\_d" "M32\_d" )

mr\_ni "VSS" 0 1.48851e-15 9.9875e-16 '( "M0\_b" "M10\_b" "M11\_b" "M12\_b" "M13\_b" "M14\_b" "M15\_b" "M16\_b"  
"M1\_b" "M2\_b" "M3\_b" "M4\_b" "M5\_b" "M6\_b" "M7\_b" "M8\_b" "M9\_b" "M0\_s" "M12\_s" "M13\_s" "M14\_s" "M16\_s"  
"M1\_s" "M2\_s" "M3\_s" "M5\_s" "M6\_s" "M9\_s" )

mr\_ni "Q-" 0 5.12863e-17 1.22813e-16 '( "M16\_d" "M33\_d" )

mr\_ni "VDD" 0 1.52598e-15 1.55749e-15 '( "M17\_b" "M18\_b" "M19\_b" "M20\_b" "M21\_b" "M22\_b" "M23\_b" "M24\_b"  
"M25\_b" "M26\_b" "M27\_b" "M28\_b" "M29\_b" "M30\_b" "M31\_b" "M32\_b" "M33\_b" "M17\_s" "M18\_s" "M19\_s" "M20\_s"  
"M22\_s" "M23\_s" "M25\_s" "M26\_s" "M29\_s" "M30\_s" "M31\_s" "M32\_s" "M33\_s" )

mr\_pp 'c "cc\_1" '("1" "2") 0.0944472f

mr\_pp 'c "cc\_2" '("1" "3") 0.081034f

mr\_pp 'c "cc\_3" '("1" "4") 0.022948f

mr\_pp 'c "cc\_4" '("1" "5") 0.00846422f

mr\_pp 'c "cc\_5" '("1" "6") 0.0106405f

mr\_pp 'c "cc\_6" '("1" "Clk") 0.0529978f

mr\_pp 'c "cc\_7" '("1" "D") 0.0062527f

mr\_pp 'c "cc\_8" '("1" "11") 0.0142488f

mr\_pp 'c "cc\_9" '("1" "Res") 0.00634216f

mr\_pp 'c "cc\_10" '("1" "13") 0.0331385f

mr\_pp 'c "cc\_11" '("1" "15") 0.0233248f

mr\_pp 'c "cc\_12" '("1" "17") 0.00518841f

mr\_pp 'c "cc\_13" '("1" "VSS") 0.256344f

mr\_pp 'c "cc\_14" '("1" "VDD") 0.226279f

mr\_pp 'c "cc\_15" '("2" "3") 0.132855f

mr\_pp 'c "cc\_16" '("2" "4") 0.0822836f

mr\_pp 'c "cc\_17" '("2" "5") 0.0625091f

mr\_pp 'c "cc\_18" '("2" "6") 0.0398841f

mr\_pp 'c "cc\_19" '("2" "D") 0.0116471f  
mr\_pp 'c "cc\_20" '("2" "11") 0.0231992f  
mr\_pp 'c "cc\_21" '("2" "13") 0.0539008f  
mr\_pp 'c "cc\_22" '("2" "14") 0.00464732f  
mr\_pp 'c "cc\_23" '("2" "15") 0.0648656f  
mr\_pp 'c "cc\_24" '("2" "17") 0.00551412f  
mr\_pp 'c "cc\_25" '("2" "VSS") 0.06423f  
mr\_pp 'c "cc\_26" '("2" "VDD") 0.103088f  
mr\_pp 'c "cc\_27" '("3" "4") 0.0236991f  
mr\_pp 'c "cc\_28" '("3" "5") 0.11446f  
mr\_pp 'c "cc\_29" '("3" "6") 0.00997633f  
mr\_pp 'c "cc\_30" '("3" "8") 0.0124708f  
mr\_pp 'c "cc\_31" '("3" "Res") 0.0468965f  
mr\_pp 'c "cc\_32" '("3" "14") 0.0190166f  
mr\_pp 'c "cc\_33" '("3" "15") 0.016254f  
mr\_pp 'c "cc\_34" '("3" "16") 0.0965151f  
mr\_pp 'c "cc\_35" '("3" "17") 0.101266f  
mr\_pp 'c "cc\_36" '("3" "VSS") 0.0804548f  
mr\_pp 'c "cc\_37" '("3" "VDD") 0.0584969f  
mr\_pp 'c "cc\_38" '("4" "5") 0.0318866f  
mr\_pp 'c "cc\_39" '("4" "13") 0.0849844f  
mr\_pp 'c "cc\_40" '("4" "14") 0.00881291f  
mr\_pp 'c "cc\_41" '("4" "15") 0.106439f  
mr\_pp 'c "cc\_42" '("4" "VSS") 0.0607003f  
mr\_pp 'c "cc\_43" '("4" "VDD") 0.127048f  
mr\_pp 'c "cc\_44" '("5" "6") 0.0843873f  
mr\_pp 'c "cc\_45" '("5" "14") 0.0219361f  
mr\_pp 'c "cc\_46" '("5" "15") 0.147654f  
mr\_pp 'c "cc\_47" '("5" "VSS") 0.0579175f  
mr\_pp 'c "cc\_48" '("5" "VDD") 0.19075f  
mr\_pp 'c "cc\_49" '("6" "Q") 0.106296f  
mr\_pp 'c "cc\_50" '("6" "8") 0.0489639f  
mr\_pp 'c "cc\_51" '("6" "15") 0.00518068f  
mr\_pp 'c "cc\_52" '("6" "17") 0.0943822f  
mr\_pp 'c "cc\_53" '("6" "VSS") 0.0741088f  
mr\_pp 'c "cc\_54" '("6" "VDD") 0.157618f

mr\_pp 'c "cc\_55" '("Q" "8") 0.0098328f  
mr\_pp 'c "cc\_56" '("Q" "VSS") 0.0304838f  
mr\_pp 'c "cc\_57" '("Q" "Q-") 0.0480251f  
mr\_pp 'c "cc\_58" '("Q" "VDD") 0.0708653f  
mr\_pp 'c "cc\_59" '("8" "16") 0.00824292f  
mr\_pp 'c "cc\_60" '("8" "17") 0.197771f  
mr\_pp 'c "cc\_61" '("8" "VSS") 0.0440362f  
mr\_pp 'c "cc\_62" '("8" "Q-") 0.00334068f  
mr\_pp 'c "cc\_63" '("8" "VDD") 0.162971f  
mr\_pp 'c "cc\_64" '("Clk" "VSS") 0.00619429f  
mr\_pp 'c "cc\_65" '("Clk" "VDD") 0.0268423f  
mr\_pp 'c "cc\_66" '("D" "11") 0.0470787f  
mr\_pp 'c "cc\_67" '("D" "VSS") 0.00622779f  
mr\_pp 'c "cc\_68" '("D" "VDD") 0.0273764f  
mr\_pp 'c "cc\_69" '("11" "13") 0.0533944f  
mr\_pp 'c "cc\_70" '("11" "VSS") 0.0303642f  
mr\_pp 'c "cc\_71" '("11" "VDD") 0.063547f  
mr\_pp 'c "cc\_72" '("Res" "VSS") 0.00668547f  
mr\_pp 'c "cc\_73" '("Res" "VDD") 0.0267365f  
mr\_pp 'c "cc\_74" '("13" "VSS") 0.0538571f  
mr\_pp 'c "cc\_75" '("13" "VDD") 0.0900742f  
mr\_pp 'c "cc\_76" '("14" "VSS") 0.0655529f  
mr\_pp 'c "cc\_77" '("15" "VSS") 0.0410858f  
mr\_pp 'c "cc\_78" '("15" "VDD") 0.0789329f  
mr\_pp 'c "cc\_79" '("16" "17") 0.0220546f  
mr\_pp 'c "cc\_80" '("16" "VSS") 0.0673386f  
mr\_pp 'c "cc\_81" '("17" "VSS") 0.0262769f  
mr\_pp 'c "cc\_82" '("17" "VDD") 0.0904822f  
mr\_pp 'c "cc\_83" '("VSS" "Q-") 0.0209771f  
mr\_pp 'c "cc\_84" '("VSS" "VDD") 0.00591489f  
mr\_pp 'c "cc\_85" '("Q-" "VDD") 0.0504698f  
mgc\_rve\_cell\_end