

# ESE555 VLSI Design

## Assignment 2


Reetam Mandal

114353881


### 4-Input Parity Generator using 3 XOR gates

#### Schematic Design


*Single XOR Gate Schematic:*



### 3-XOR Parity Generator Schematic



Parity Generator Symbol



## ADE L Simulation

Supply Voltages 1.1V

External Load 12fF

Rise/Fall times 100ps

To drive the 12fF load, I needed the following parameters:

Bigger/First XOR gates Pmos-width 2um, Nmos-width 1um.length50nm


Last XOR gate Pmos-width 800nm, Nmos-width: 600nm. Length 50nm.

Inverter:Pmos-width 200nm, Nmos-width:100nm, Length 50nm.



Propagaation Delay= 51ps

## Power Calculations



Average Current = 11.2nA


Average power consumption is the overall transient current drawn from the supply times the supply voltage:

$$= I \times V_{dd}$$


$$= 1.1V \times 11.2 \text{ nA}$$

Layout

Single XOR Gate Layout



Parity Generator Layout



Area of this Layout is 18.985um X 14.8525um

DRC Passed

FileViewHighlightToolsWindowSetup

Search

Show AllNo Results Found

Check / Cell	Results
Check Well 1	0
Check Well 2	0
Check Well 4	0
Check Poly 1	0
Check Poly 2	0
Check Poly 3	0
Check Poly 4	0
Check Poly 5	0
Check Poly 6	0
Check Active 1	0
Check Active 2	0
Check Active 3	0
Check Active 4	0
Check Implant 1	0
Check Implant 2	0
Check Implant 3	0
Check Implant 4	0
Check Implant 6	0
Check Contact 1	0
Check Contact 2	0
Check Contact 3	0
Check Contact 4	0
Check Contact 5	0
Check Contact 6	0
Check Metal 1.1	0
Check Metal 1.2	0
Check Metal 1.3	0
Check Metal 1.4	0
Check Via 1.1	0
Check Via 1.2	0
Check Via 1.3	0
Check Via 1.4	0
Check Metal 2.1	0
Check Metal 2.2	0

Rule File Pathname: /home/roose/mandal/ee4555/\_calibre080\_rule\_...  
Well and Pcell must not overlap

Check Well 1

Timing (s) (-)mmandal@lab...Virtuoso® 6...Library Manag...What's New L...Virtuoso® Sc...Calibre Intera...LVS Report F...Virtuoso® La...Calibre Intera...DRC Su

LVS Passed

PEX results:

Cell 3XORParityBackup\_oh\_no Summary (Clean)

CELL COMPARISON RESULTS ( TOP LEVEL )

#  
#  
#  
#  
#

#####  
#  
# CORRECT #  
#  
#####

~

|

~

LAYOUT CELL NAME:3XORParityBackup\_oh\_no

SOURCE CELL NAME:3XORParityBackup\_oh\_no

-----

INITIAL NUMBERS OF OBJECTS

-----

	Layout	Source	Component Type
	-----	-----	-----
Ports:	5	5	
Nets:	11	11	
Instances:	6	6	MN (4 pins)
	6	6	MP (4 pins)
	-----	-----	
Total Inst:	12	12	

NUMBERS OF OBJECTS AFTER TRANSFORMATION

-----

	Layout	Source	Component Type
	-----	-----	-----
Ports:	5	5	
Nets:	5	5	
Instances:	1	1	_xor2v (5 pins)
	-----	-----	

Extracted Netlist:

```

* File: 3XORParityBackupohnonotagain.pex.netlist
* Created: Thu Oct 21 20:38:17 2021
* Program "Calibre xRC"
* Version "v2014.4_28.20"
*
.subckt 3XORParityBackupohnonotagain VDD VSS C A D B OUTPUT
*
mXI5/MM3 XI5/B' D VSS VSS NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI5/MM2 XI5/A' C VSS VSS NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI2/MM3 XI2/B' B VSS VSS NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI2/MM2 XI2/A' A VSS VSS NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI5/MM8 NET21 C XI5/NET021 VSS NMOS_VTL L=5e-08 W=1e-06 AD=1.25e-13 AS=1.25e-13

```

+ PD=2.25e-06 PS=2.25e-06

mXI2/MM8 NET22 A XI2/NET021 VSS NMOS\_VTL L=5e-08 W=1e-06 AD=1.25e-13 AS=1.25e-13

+ PD=2.25e-06 PS=2.25e-06

mXI5/MM10 XI5/NET021 D VSS VSS NMOS\_VTL L=5e-08 W=1e-06 AD=1.225e-13 AS=1.35e-13

+ PD=2.245e-06 PS=2.27e-06

mXI2/MM10 XI2/NET021 B VSS VSS NMOS\_VTL L=5e-08 W=1e-06 AD=1.225e-13 AS=1.35e-13

+ PD=2.245e-06 PS=2.27e-06

mXI5/MM9 NET21 XI5/A' XI5/NET28 VSS NMOS\_VTL L=5e-08 W=1e-06 AD=1.3e-13

+ AS=1.2e-13 PD=2.26e-06 PS=2.24e-06

mXI2/MM9 NET22 XI2/A' XI2/NET28 VSS NMOS\_VTL L=5e-08 W=1e-06 AD=1.3e-13

+ AS=1.2e-13 PD=2.26e-06 PS=2.24e-06

mXI5/MM11 XI5/NET28 XI5/B' VSS VSS NMOS\_VTL L=5e-08 W=1e-06 AD=1.225e-13

+ AS=1.25e-13 PD=2.245e-06 PS=2.25e-06

mXI2/MM11 XI2/NET28 XI2/B' VSS VSS NMOS\_VTL L=5e-08 W=1e-06 AD=1.225e-13

+ AS=1.25e-13 PD=2.245e-06 PS=2.25e-06

mXI6/MM3 XI6/B' NET21 VSS VSS NMOS\_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14

+ PD=4.4e-07 PS=4.4e-07

mXI6/MM2 XI6/A' NET22 VSS VSS NMOS\_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14

+ PD=4.4e-07 PS=4.4e-07

mXI6/MM8 OUTPUT NET22 XI6/NET021 VSS NMOS\_VTL L=5e-08 W=6e-07 AD=7.5e-14

+ AS=7.5e-14 PD=1.45e-06 PS=1.45e-06

mXI6/MM10 XI6/NET021 NET21 VSS VSS NMOS\_VTL L=5e-08 W=6e-07 AD=7.35e-14

+ AS=8.1e-14 PD=1.445e-06 PS=1.47e-06

mXI6/MM9 OUTPUT XI6/A' XI6/NET017 VSS NMOS\_VTL L=5e-08 W=6e-07 AD=7.8e-14

+ AS=7.2e-14 PD=1.46e-06 PS=1.44e-06

mXI6/MM11 XI6/NET017 XI6/B' VSS VSS NMOS\_VTL L=5e-08 W=6e-07 AD=7.35e-14

+ AS=7.5e-14 PD=1.445e-06 PS=1.45e-06

mXI5/MM1 XI5/B' D VDD VDD PMOS\_VTL L=5e-08 W=2e-07 AD=2.4e-14 AS=2.4e-14

+ PD=6.4e-07 PS=6.4e-07

mXI5/MM0 XI5/A' C VDD VDD PMOS\_VTL L=5e-08 W=2e-07 AD=2.4e-14 AS=2.4e-14

+ PD=6.4e-07 PS=6.4e-07

mXI2/MM1 XI2/B' B VDD VDD PMOS\_VTL L=5e-08 W=2e-07 AD=2.4e-14 AS=2.4e-14

+ PD=6.4e-07 PS=6.4e-07

mXI2/MM0 XI2/A' A VDD VDD PMOS\_VTL L=5e-08 W=2e-07 AD=2.4e-14 AS=2.4e-14

+ PD=6.4e-07 PS=6.4e-07

mXI5/MM4 XI5/NET023 C VDD VDD PMOS\_VTL L=5e-08 W=2e-06 AD=2.75e-13 AS=2.65e-13

+ PD=4.275e-06 PS=4.265e-06

mXI2/MM4 XI2/NET023 A VDD VDD PMOS\_VTL L=5e-08 W=2e-06 AD=2.75e-13 AS=2.65e-13

+ PD=4.275e-06 PS=4.265e-06

mXI5/MM6 NET21 XI5/B' XI5/NET023 VDD PMOS\_VTL L=5e-08 W=2e-06 AD=2.9e-13

+ AS=2.55e-13 PD=4.29e-06 PS=4.255e-06

mXI2/MM6 NET22 XI2/B' XI2/NET023 VDD PMOS\_VTL L=5e-08 W=2e-06 AD=2.9e-13

+ AS=2.55e-13 PD=4.29e-06 PS=4.255e-06

mXI5/MM5 XI5/NET022 XI5/A' VDD VDD PMOS\_VTL L=5e-08 W=2e-06 AD=2.75e-13

+ AS=2.8e-13 PD=4.275e-06 PS=4.28e-06

mXI2/MM5 XI2/NET022 XI2/A' VDD VDD PMOS\_VTL L=5e-08 W=2e-06 AD=2.75e-13

+ AS=2.8e-13 PD=4.275e-06 PS=4.28e-06

mXI5/MM7 NET21 D XI5/NET022 VDD PMOS\_VTL L=5e-08 W=2e-06 AD=2.65e-13 AS=2.4e-13

+ PD=4.265e-06 PS=4.24e-06

mXI2/MM7 NET22 B XI2/NET022 VDD PMOS\_VTL L=5e-08 W=2e-06 AD=2.65e-13 AS=2.4e-13

+ PD=4.265e-06 PS=4.24e-06

mXI6/MM1 XI6/B' NET21 VDD VDD PMOS\_VTL L=5e-08 W=2e-07 AD=2.4e-14 AS=2.4e-14

+ PD=6.4e-07 PS=6.4e-07

mXI6/MM0 XI6/A' NET22 VDD VDD PMOS\_VTL L=5e-08 W=2e-07 AD=2.4e-14 AS=2.4e-14

+ PD=6.4e-07 PS=6.4e-07

mXI6/MM4 XI6/NET023 NET22 VDD VDD PMOS\_VTL L=5e-08 W=8e-07 AD=1.1e-13

+ AS=1.06e-13 PD=1.875e-06 PS=1.865e-06

mXI6/MM6 OUTPUT XI6/B' XI6/NET023 VDD PMOS\_VTL L=5e-08 W=8e-07 AD=1.16e-13

+ AS=1.02e-13 PD=1.89e-06 PS=1.855e-06

mXI6/MM5 XI6/NET015 XI6/A' VDD VDD PMOS\_VTL L=5e-08 W=8e-07 AD=1.1e-13

+ AS=1.12e-13 PD=1.875e-06 PS=1.88e-06

mXI6/MM7 OUTPUT NET21 XI6/NET015 VDD PMOS\_VTL L=5e-08 W=8e-07 AD=1.06e-13

+ AS=9.6e-14 PD=1.865e-06 PS=1.84e-06

c\_21 VDD 0 5.78242f

c\_42 VSS 0 3.71267f

c\_48 XI5/NET021 0 0.148003f

c\_54 XI2/NET021 0 0.148003f

c\_71 NET22 0 1.54579f

c\_88 NET21 0 2.10363f  
c\_94 XI6/NET021 0 0.148003f  
c\_103 C 0 0.524077f  
c\_112 A 0 0.524077f  
c\_120 XI5/A' 0 0.720316f  
c\_128 XI2/A' 0 0.720488f  
c\_138 XI5/B' 0 0.761227f  
c\_148 XI2/B' 0 0.761423f  
c\_153 XI5/NET023 0 0.206638f  
c\_158 XI2/NET023 0 0.206638f  
c\_163 XI5/NET022 0 0.227626f  
c\_168 XI2/NET022 0 0.227626f  
c\_174 XI5/NET28 0 0.193542f  
c\_180 XI2/NET28 0 0.193918f  
c\_189 D 0 1.07594f  
c\_198 B 0 1.05263f  
c\_206 XI6/A' 0 0.719385f  
c\_216 XI6/B' 0 0.75884f  
c\_221 XI6/NET023 0 0.206638f  
c\_226 XI6/NET015 0 0.227626f  
c\_232 XI6/NET017 0 0.193918f  
c\_243 OUTPUT 0 0.516443f  
\*  
.include "3XORParityBackuppohnonotagain.pex.netlist.3XORPARITYBACKUPOHNONOTAGAIN.pxi"  
\*  
.ends  
\*  
\*