

1. half subtractor




波型與 delay (bout 延遲 2 單位, diff 延遲 4 單位)皆正確

Append Insert Replace


2. full subtractor






波形圖與 delay (bout 延遲 4 單位, diff 延遲 8 單位)皆正確

3. 4-bit RBS





波型正確

從波形圖上看的 delay:


D[0]=8ns,D[1]=12ns,D[2]=16ns,D[3]=8ns,bout=4ns

實際上的 delay (從電路邏輯推算):


D[0]=8ns,D[1]=12ns,D[2]=16ns,D[3]=20ns,bout=20ns

[註]Delay:雖然在波形圖上 D[3]的未定 delay(紅色區塊)較小,然而仔細觀察波形圖,可以發現紅色區塊後的訊號從 0 變為 1。那是因為在 full subtractor 中最後有一個 or gate,因為是 or gate 所以可以在訊號未定時產生輸出,所以只看未定義的 delay 並不準確,所以觀察波形圖可以發現 D[3]的 delay 依然是最大的。

4.



(a) gatelevel



波型正確


波形圖上的 Delay:

D[0]=8ns,D[1]=12ns,D[2]=12ns,D[3]=8ns,bout=4ns

實際上的 delay (從電路邏輯推算):


D[0]=12ns,D[1]=12ns,D[2]=12ns,D[3]=12ns,bout=8ns

(b) dataflow




波型正確


(c) behavioral




波型正確


三者合併波形圖









(a) gatelevel




(b) dataflow



(c) behavioral



三者皆轉換正確



6. 心得

這次 Lab 比上次困難許多,但只要細心應該不會出太大的差錯,在寫 dataflow 時須注意括號的運用,小心不要將其他項也括號進來。