

1. half subtractor



Half subtractor

x	y	D	B
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

$$D = x \oplus y$$

$$B = x'y$$

⇒



波型與 delay (bout 延遲 2 單位，diff 延遲 4 單位)皆正確

2. full subtractor

Full subtractor



x	y	B _i	D _i	B _{i+1}
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

	D _i			
x \ y B _i	00	01	11	10
	0	1	1	1
1	1	1	1	1

$$\therefore D_i = x \oplus y \oplus B_i$$



	B _{i+1}			
x \ y B _i	00	01	11	10
	0	1	1	1
1	1	1	1	1

$$\begin{aligned} B_{i+1} &= x'y'B_i + x'yB_i + x'yB_i' + xyB_i \\ &= (x'y' + xy)B_i + x'y \\ &= (x \oplus y)'z + x'y \end{aligned}$$



波形圖與 delay (bout 延遲 4 單位，diff 延遲 8 單位)皆正確

3. 4-bit RBS



波型正確

從波形圖上看的 delay:

$D[0]=8\text{ns}, D[1]=12\text{ns}, D[2]=16\text{ns}, D[3]=8\text{ns}, \text{bout}=4\text{ns}$

實際上的 delay (從電路邏輯推算):

$D[0]=8\text{ns}, D[1]=12\text{ns}, D[2]=16\text{ns}, D[3]=20\text{ns}, \text{bout}=20\text{ns}$

[註]Delay: 雖然在波形圖上 $D[3]$ 的未定 delay (紅色區塊) 較小，然而仔細觀察波形圖，可以發現紅色區塊後的訊號從 0 變為 1。那是因為在 full subtractor 中最後有一個 or gate，因為是 or gate 所以可以在訊號未定時產生輸出，所以只看未定義的 delay 並不準確，所以觀察波形圖可以發現 $D[3]$ 的 delay 依然是最大的。

4.


由 full subtractor

$$\begin{cases} D_i = x_i \oplus y_i \oplus B_i \\ B_{i+1} = (x_i \oplus y_i)' B_i + x_i' y_i \end{cases} \quad \therefore \begin{cases} P_i = x_i \oplus y_i \\ G_i = x_i' y_i \end{cases}$$

$$\Rightarrow \begin{cases} D_i = P_i \oplus B_i \\ B_{i+1} = P_i' B_i + G_i \end{cases}$$

$$\begin{aligned} \therefore B_1 &= P_0' B_0 + G_0 & B_3 &= P_2' B_2 + G_2 \\ B_2 &= P_1' B_1 + G_1 = P_1' (P_0' B_0 + G_0) + G_1 & &= P_2' P_1' P_0' B_0 + P_2' P_1' G_0 + P_2' G_1 + G_2 \\ &= P_1' P_0' B_0 + P_1' G_0 + G_1 & B_4 &= P_3' B_3 + G_3 \\ & & &= P_3' P_2' P_1' P_0' B_0 + P_3' P_2' P_1' G_0 + P_3' P_2' G_1 + P_3' G_2 + G_3 \end{aligned}$$

(a) gatelevel



波型正確


波形圖上的 Delay:

D[0]=8ns, D[1]=12ns, D[2]=12ns, D[3]=8ns, bout=4ns

實際上的 delay (從電路邏輯推算):


D[0]=12ns, D[1]=12ns, D[2]=12ns, D[3]=12ns, bout=8ns

(b) dataflow




波型正確

(c) behavioral



波型正確

三者合併波形圖



5.

下午5:11 5月8日 週日

Excess3-to-binary converter

× 0810546_Final Exam × 2022-Spring-DCD... × DCD-Ch05-Lectur... × Excess3-to-bin... × DCD-Ch04-Lectur...

abc

Input				Output				
E[3]	E[2]	E[1]	E[0]	B[3]	B[2]	B[1]	B[0]	v
0	0	0	0	x	x	x	x	0
0	0	0	1	x	x	x	x	0
0	0	1	0	x	x	x	x	0
0	0	1	1	0	0	0	0	1
0	1	0	0	0	0	0	1	1
0	1	0	1	0	0	1	0	1
0	1	1	0	0	0	1	1	1
0	1	1	1	0	1	0	0	1
1	0	0	0	0	1	0	1	1
1	0	0	1	0	1	1	0	1
1	0	1	0	0	1	1	1	1
1	0	1	1	1	0	0	0	1
1	1	0	0	1	0	0	1	1
1	1	0	1	0	1	1	1	1
1	1	1	0	1	0	0	0	1
1	1	1	1	x	x	x	x	0
1	1	1	0	x	x	x	x	0
1	1	1	1	x	x	x	x	0

(x: don't care condition)

$E[1]E[0]$

$E[3]E[2]$

$B[3] = E[3]E[2] + E[3]E[1]E[0]$

$E[1]E[0]$

$E[3]E[2]$

$B[2] = E[2]'E[0]' + E[3]E[2]E[1]' + E[2]E[1]E[0]$

$E[1]E[0]$

$E[3]E[2]$

$B[1] = E[1]'E[0] + E[1]E[0]'$

$E[1]E[0]$

$E[3]E[2]$

$B[0] = E[0]'$

$E[1]E[0]$

$E[3]E[2]$

$V = E[3]'E[2] + E[3]E[2]' + E[2]E[1]'E[0]' + E[3]E[1]E[0]$
 $= E[3] \otimes E[2] + E[2]E[1]'E[0]' + E[3]E[1]E[0]$

0 1 0 1 0

$$B[3] = E[3]E[2] + E[3]E[1]E[0]$$

$$B[2] = E[2]'E[0]' + E[3]E[2]'E[0]' + E[3]E[1]E[0]$$

$$B[1] = E[1]'E[0] + E[1]E[0]' = E[1] \oplus E[0]$$

$$B[0] = E[0]'$$


$$V = E[3] \oplus E[2] + E[2]E[1]E[0]' + E[3]E[1]E[0]$$

$$AB + ACD$$


$$B'D + ABC' + BCD$$

$$C'D + CD'$$


$$D'$$




(a) gatelevel




(b) dataflow



(c) behavioral



三者皆轉換正確



6. 心得

這次 Lab 比上次困難許多，但只要細心應該不會出太大的差錯，在寫 dataflow 時須注意括號的運用，小心不要將其他項也括號進來。