

Lab 5

Introduction

In this lab you will build a simplified MIPS single-cycle processor using Verilog. You will combine your generic building blocks from Lab 4 to build the processor. Then you will load a test program and confirm that the system works. Next, you will implement two new instructions, and then write a new test program that confirms the new instructions work as well. By the end of this lab, you should thoroughly understand the internal operation of the MIPS single-cycle processor.

Please read and follow the instructions in this lab carefully. You should consider this lab as a small project which means you will need to do more homework to deliver the final code/report.

Before starting this lab, you should be very familiar with the single-cycle implementation of the MIPS processor. The single-cycle processor schematic is repeated at the end of this lab assignment for your convenience. This version of the MIPS single-cycle processor can execute the following instructions: `add`, `sub`, `and`, `or`, `slt`, `lw`, `sw`, `beq`, `addi`, and `j`.

Our model of the single-cycle MIPS processor divides the machine into two major units: the control and the datapath. Each unit is constructed from various functional blocks. For example, as shown in the figure 1 of this lab, the datapath contains the 32-bit ALU that you designed in Lab 4, the register file, the sign extension logic, and five multiplexers to choose appropriate operands.

1. MIPS Single-Cycle Processor

The Verilog single-cycle MIPS module is attached with this document. You will modify the code after you understand every single line in the lab.

For better/faster understanding you should see the code and prepare some questions. Look in *mips* module at the `MipsSingleCycle.v` file, which instantiates two sub-modules, `controller` and `datapath`. Then take a look at the controller module and its submodules. It contains two sub-modules: `maindec` and `aludec`. The `maindec` module produces all control signals except those for the ALU. The `aludec` module produces the control signal, `alucontrol[2:0]`, for the ALU. Make sure you thoroughly understand the controller module. Correlate signal names in the Verilog code with the wires on the schematic.

After you thoroughly understand the controller module, take a look at the datapath Verilog module. The datapath has quite a few submodules. Make sure you understand why each submodule is there and where each is located on the MIPS single-cycle processor schematic.

The highest-level module, `top`, includes the instruction and data memories as well as the processors. Each of the memories is a 64-word \times 32-bit array. The instruction memory needs to contain some initial values representing the program. The test program is given below. Study the program until you understand what it does. Then convert it to the machine language code and compare yours with the *memfile.dat*.

	Assembly	Description
# test1.asm		
#		
main:	addi \$2, \$0, 5	# initialize \$2 = 5
	addi \$3, \$0, 12	# initialize \$3 = 12
	addi \$7, \$3, - 9	# initialize \$7 = 3
	or \$4, \$7, \$2	# \$4 = (3 OR 5) = 7
	and \$5, \$3, \$4	# \$5 = (12 AND 7) = 4
	add \$5, \$5, \$4	# \$5 = 4 + 7 = 11
	beq \$5, \$7, end	# shouldn't be taken
	slt \$4, \$3, \$4	# \$4 = 12 < 7 = 0
	beq \$4, \$0, around	# should be taken
	addi \$5, \$0, 0	# shouldn't happen
around:	slt \$4, \$7, \$2	# \$4 = 3 < 5 = 1
	add \$7, \$4, \$5	# \$7 = 1 + 11 = 12
	sub \$7, \$7, \$2	# \$7 = 12 - 5 = 7
	sw \$7, 68(\$3)	# [80] = 7
	lw \$2, 80(\$0)	# \$2 = [80] = 7
	j end	# should be taken
	addi \$2, \$0, 1	# shouldn't happen
end:	sw \$2, 84(\$0)	# write mem[84] = 7

code 1. MIPS assembly program: test1.asm

2. Testing the single-cycle MIPS processor

In this section, you will test the processor.

In a complex system, if you don't know what the answer should be, you are unlikely to get the right answer. Begin by predicting what should happen on each cycle when running the program. Complete the chart in Table 1 in the Tablesheet with your predictions. What address will the final `sw` instruction write to and what value will it write?

Simulate your processor with Isim(or any online simulator like edaplayground.com). Be sure to add all of the .v files. Add all of the signals from Table 1 to your waves window. (Note that many are not at the top level; you'll have to drill down into the appropriate part of the hierarchy to find them.)

Run the simulation. If all goes well, the testbench will print "Simulation succeeded." Look at the waveforms and check that they match your predictions in Table 1. If they don't, the problem is likely in your generic building blocks. If you need to debug, you'll likely want to view more internal signals. However, on the final waveform that you turn in, show **ONLY** the following signals in this order: `clk`, `reset`, `pc`, `instr`, `aluout`, `writedata`, `memwrite`, and `readdata`. **All the values need to be output in hexadecimal and must be readable to get full credit.**

After you have fixed any bugs, print out your final waveform.

3. Modifying the MIPS single-cycle processor

You now need to modify the MIPS single-cycle processor by adding the `ori` and `bne` instructions. First, modify the MIPS processor schematic at the end of this lab to show what changes are necessary. You can draw your changes directly onto the schematic. Then modify the main decoder and ALU decoder as required. Show your changes in the tables at the end of the lab. Finally, modify the Verilog code as needed to include your modifications.

4. Testing your modified MIPS single-cycle processor

Next, you'll need a test program to verify that your modified processor work. The program should check that your new instructions work properly and that the old ones didn't break. Use test2.asm below.

```
# test2.asm
#Assembly Code
main:      ori   $t0, $0, 0x8000
           addi  $t1, $0, -32768
           ori   $t2, $t0, 0x8001
           beq   $t0, $t1, there
           slt   $t3, $t1, $t0
           bne   $t3, $0, here
           j     there
here:      sub   $t2, $t2, $t0
           ori   $t0, $t0, 0xFF
there:     add   $t3, $t3, $t2
           sub   $t0, $t2, $t0
           sw    $t0, 82($t3)
```

code 2. MIPS assembly program: test2.asm

Convert the program to machine language and put it in a file named memfile2.dat. You may choose to use the MPLAB assembler to check your work. Modify imem to load this file. Modify the testbench to check for the appropriate address and data value indicating that the simulation succeeded. Run the program and check your results. Debug if necessary. When you are done, print out the waveforms as before and indicate the address and data value written by the `sw` instruction.

What to Turn In

Please turn in each of the following items, clearly labeled and in the following order:

1. **Please indicate how many hours you spent on this lab.** This will not affect your grade (unless omitted), but will be helpful for calibrating the workload for next semester's labs.
2. A completed version of Table 1.
3. An image of the simulation waveforms showing correct operation of the processor. Does it write the correct value to address 84?

The simulation waveforms should give the signal values in hexadecimal format and should be in the following order: `clk`, `reset`, `pc`, `instr`, `aluout`, `writedata`, `memwrite`, and `readdata`. Do not display any other signals in the waveform. Check that the waveforms are zoomed out enough that the grader can read your bus values. Unreadable waveforms will receive no credit. Use several pages and multiple images as necessary.

4. Marked up versions of the datapath schematic and decoder tables that adds the `ori` and `bne` instructions.
5. Your SystemVerilog code for your modified MIPS computer (including `ori` and `bne` functionality) with the changes highlighted and commented in the code.
6. The contents of your memfile2.dat containing your test2 machine language code.

7. An image of the simulation waveforms showing correct operation of your modified processor on the new program. What address and data value are written by the `sw` instruction?




Figure 1 Single-cycle MIPS processor




Figure 2 MIPS single-cycle processor interfaced to external memory