

# Error Correction Encoder & Decoder

Digital Design and Logical Synthesis for  
Electrical Computer Engineering  
(36113611)

Course Project

## Digital High Level Design

Version 0.1

### Revision Log

Rev	Change	Description	Reason for change	Done By	Date
0.1	Initial document	First Design of Encoder Decoder		Refael Ben Maor Tal Kapelnik	2.12.2021
0.2					
0.3					

### Table of Content

Classification:	Template Title:	Owner	Creation Date	Page
Logic Design course	Block High Level Design	Amir Kolaman	3, November, 2015	1 of 27

<b>LIST OF FIGURES.....</b>	<b>3</b>
<b>LIST OF TABLES.....</b>	<b>4</b>
<b>1. BLOCKS FUNCTIONAL DESCRIPTIONS .....</b>	<b>5</b>
<b>1.1 Top Level – Encoder Decoder &amp; Error Fixer .....</b>	<b>5</b>
1.1.1 Interface.....	6
1.1.2 Block Diagram.....	7
1.1.3 Hierarchy .....	8
<b>1.2 Register Selector .....</b>	<b>8</b>
1.2.1 Interface.....	8
1.2.2 Block Diagram.....	9
1.2.3 Flow Diagram .....	10
<b>1.3 Encoder .....</b>	<b>11</b>
1.3.1 Interface.....	11
1.3.2 Block Diagram.....	12
1.3.3 Flow Diagram .....	13
1.3.4 Main XOR gates for the module .....	14
<b>1.4 Num_Of_Errors .....</b>	<b>16</b>
1.4.1 Interface.....	16
1.4.2 Block Diagram.....	17
1.4.3 Flow Diagram .....	18
<b>1.5 Error_Fix .....</b>	<b>19</b>
1.5.1 Interface.....	19
1.5.2 Block Diagram.....	20
1.5.3 Flow Diagram .....	21
<b>2. RULES IN DESIGN CHECKER.....</b>	<b>22</b>
<b>2.1 Errors .....</b>	<b>22</b>
2.1.1 Rst error.....	22
2.1.2 Size error .....	22
<b>2.2 Warning.....</b>	<b>23</b>
<b>3. APPENDIX.....</b>	<b>24</b>
<b>3.1 Terminology .....</b>	<b>24</b>
<b>3.2 References .....</b>	<b>27</b>

Classification:	Template Title:	Owner	Creation Date	Page
Logic Design course	Block High Level Design	Amir Kolaman	3, November, 2015	2 of 27

# LIST OF FIGURES

Figure 1: ECC_ENC_DEC Interface. ....	6
Figure 2: ECC_ENC_DEC Diagram.....	7
Figure 3: ECC_ENC_DEC Hierarchy.....	8
Figure 4: Register_selector Interface. ....	8
Figure 5: Register_selector Diagram.....	9
Figure 6: Register_selector flow diagram.....	10
Figure 7: Encoder Interface. ....	11
Figure 8: Encoder Diagram. ....	12
Figure 9: Encoder flow diagram. ....	13
Figure 10: Xor logic.....	14
Figure 11: Num_Of_Errors Interface. ....	16
Figure 12: Num_Of_Errors Diagram. ....	17
Figure 13: Num_Of_Errors flow diagram. ....	18
Figure 14: Error_fix Interface.....	19
Figure 15: Error_fix Diagram.....	20
Figure 16: Error_fix flow diagram.....	21
Figure 17: Rst error.....	22
Figure 18: Size error. ....	22
Figure 19: warning.....	23

Classification:	Template Title:	Owner	Creation Date	Page
Logic Design course	Block High Level Design	Amir Kolaman	3, November, 2015	3 of 27

## LIST OF TABLES

Table 1: ECC_ENC_DEC. _____	7
Table 2: Register_selector. _____	9
Table 3: Encoder. _____	12
Table 4: How we made the xor logic. _____	15
Table 5: Num_Of_errors. _____	17
Table 6: Error_fix. _____	20
Table 7: Assignment Interface. _____	24
Table 8: Parameters. _____	24
Table 9: Register file description. _____	25
Table 10: CTRL register. _____	25
Table 11: Data In register. _____	26
Table 12: Code width register. _____	26
Table 13: Noise register. _____	27

Classification:	Template Title:	Owner	Creation Date	Page
Logic Design course	Block High Level Design	Amir Kolaman	3, November, 2015	4 of 27

# 1. BLOCKS FUNCTIONAL DESCRIPTIONS

## 1.1 Top Level – Encoder Decoder & Error Fixer

### Functional Description:

This module is a slave to the CPU , which control it with the APB bus and the register files.


The CPU send encoder or decoder data to the Error correction Encoder & Decoder diagram block and it give back the data result, operation\_done out put '1' when he finish, and num\_of\_errors that tell if was between 0-2 errors.

The Top-Level Error correction Encoder & Decoder consist 4 modules:

- 1) Registor\_selctor – save the information about the Error correction encoder& decoder and initial parameters and send the date to require modules and also the CPU if he want to read from the registers.
- 2) Encoder – Get the data from the Registers\_selector and the Top to encode the wanted data, also this module is use for the decoder part to save a space in the design the decoder part using the same components as the decoder.
- 3) Num\_of\_errors – Get data from the Top and the encoder to tell us how much errors we have in the wanted data , this data we sending out with num\_of\_errors and sending it to the next module Error\_fix .
- 4) Error\_fix – Get data from the Top and the Num\_of\_errors to fix the error in the data if he can, only when we have 1 error we fixing the data at the bit spot that need the correction.

Classification:	Template Title:	Owner	Creation Date	Page
Logic Design course	Block High Level Design	Amir Kolaman	3, November, 2015	5 of 27

Top State Machine:



1.1.1 Interface




Figure 1: ECC\_ENC\_DEC Interface.

Classification:	Template Title:	Owner	Creation Date	Page
Logic Design course	Block High Level Design	Amir Kolaman	3, November, 2015	6 of 27

	A	B	C	D	E	F	G	H
M	Group	Name	Mode	Type	Signed	Bounds	Value	Comment
1		clk	input	wire				
2		rst	input	wire				
3		PADDR	input	wire		MBA_ADDR_WIDTH-1		
4		PWDATA	input	wire		[AMBA_WORD-1:0]		
5		PENABLE	input	wire				
6		PSEL	input	wire				
7		PWRITE	input	wire				
8		PRDATA	output	reg		[AMBA_WORD-1:0]		
9		data_out	output	reg		[DATA_WIDTH-1:0]		
10		operation_done	output	reg				
11		num_of_errors	output	reg		[1:0]		
12								

Table 1: ECC\_ENC\_DEC.

1.1.2 Block Diagram




Figure 2: ECC\_ENC\_DEC Diagram.

Classification:	Template Title:	Owner	Creation Date	Page
Logic Design course	Block High Level Design	Amir Kolaman	3, November, 2015	7 of 27

### 1.1.3 Hierarchy

As we can see the ECC\_ENC\_DEC is the Top-Level of the design

Design Hierarchy	Design Un...	Extends	Name	Library
ECC_ENC_DEC	ECC_ENC_...		ECC_ENC...	EncDec_D_lib
ECC_ENC_DEC	ECC_ENC_...		ECC_ENC...	EncDec_D_lib
Register_selctor	Register_s...		Register_s...	EncDec_D_lib
Encoder	Encoder		Encoder	EncDec_D_lib
Num_Of_Errors	Num_Of_Er...		Num_Of_...	EncDec_D_lib
Error_fix	Error_fix		Error_fix	EncDec_D_lib

Figure 3: ECC\_ENC\_DEC Hierarchy.

## 1.2 Register Selector

### Functional Description:

This module has the registers files that contains all the data for the Top-Level to work, all the registers get the data from the CPU via the APB bus . The Error correction Encoder & Decoder module can only read from this module with the wires DATA\_IN\_REG, CTRL\_REG, CODEWORD\_WIDTH\_REG, NOISE\_REG, PRDATA\_REG when the PRDATA\_REG is used to send data from the registers to the CPU when he ask for it.

### 1.2.1 Interface




Figure 4: Register\_selector Interface.

Classification:	Template Title:	Owner	Creation Date	Page
Logic Design course	Block High Level Design	Amir Kolaman	3, November, 2015	8 of 27



	A	B	C	D	E	F	G	H
M	Group	Name	Mode	Type	Signed	Bounds	Value	Comment
1		clk	input	wire				
2		rst	input	wire				
3		PADDR	input	wire		[1:0]		
4		PWDATA	input	wire		[AMBA_WORD-1:0]		
5		PSEL	input	wire				
6		PWRITE	input	wire				
7		PRDATA	output	reg		[AMBA_WORD-1:0]		
8		CTRL	output	reg		[AMBA_WORD-1:0]		
9		DATA_IN	output	reg		[AMBA_WORD-1:0]		
10		CODEWORD_WIDTH	output	reg		[AMBA_WORD-1:0]		
11		NOISE	output	reg		[AMBA_WORD-1:0]		
12		PENABLE	input	wire				
13								

Table 2: Register\_selector.

1.2.2 Block Diagram

Eb1 telling to the block Register\_Selction to save the value that come from the CPU.




Figure 5: Register\_selector Diagram.

Classification:	Template Title:	Owner	Creation Date	Page
Logic Design course	Block High Level Design	Amir Kolaman	3, November, 2015	9 of 27

### 1.2.3 Flow Diagram




Figure 6: Register\_selector flow diagram.


Classification:	Template Title:	Owner	Creation Date	Page
Logic Design course	Block High Level Design	Amir Kolaman	3, November, 2015	10 of 27

## 1.3 Encoder

### Functional Description:

This module gets the data from the top entity and from the Register\_Selector module. This module is being used in each of the functions available, Encode, Decode, and full channel. For that reason, we put special attention to the details, and tried to minimize the calculation needed, in order to find the parity bits. To support all width sizes, the encoder works for each of the sizes possible. To do that, we set the data to the MSB in the input, padded with zeroes from the left LSBs.

#### 1.3.1 Interface



*Figure 7: Encoder Interface.*

Classification:	Template Title:	Owner	Creation Date	Page
Logic Design course	Block High Level Design	Amir Kolaman	3, November, 2015	11 of 27

	A	B	C	D	E	F	G	H
(M)	Group	Name	Mode	Type	Signed	Bounds	Value	Comment
1		clk	input	wire				
2		rst	input	wire				
3		Small	input	wire				
4		Medium	input	wire				
5		Large	input	wire				
6		DATA_IN	input	wire		[AMBA_WORD-1:0]		
7		Enc_Out	output	reg		[AMBA_WORD-1:0]		
8								

Table 3: Encoder.

1.3.2 Block Diagram

Eb1 and eb2 creating the the parity for the encoding part , Size Check is sending the right size to the top because encoder working on 32 bits




Figure 8: Encoder Diagram.

1.3.3 Flow Diagram




Figure 9: Encoder flow diagram.

Classification:	Template Title:	Owner	Creation Date	Page
Logic Design course	Block High Level Design	Amir Kolaman	3, November, 2015	13 of 27



# Digital High Level Design Document

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
c5	0	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
c6	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
c7	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
c8	1	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
c12	1	0	0	1	0	1	1	0	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
c13	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
c14	1	1	1	1	0	0	0	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
c15	1	1	0	0	1	1	0	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
c16	1	0	1	0	1	0	1	1	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
c27	0	1	1	0	1	0	0	1	1	0	0	1	0	1	1	1	0	0	1	0	1	0	0	1	1	1	0	0	0	0	0	0
c28	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
c29	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
c30	1	1	1	1	0	0	0	0	1	1	1	1	0	0	0	1	1	1	1	0	0	0	1	1	1	0	0	0	0	0	0	0
c31	1	1	0	0	1	1	0	0	1	1	0	0	1	1	0	1	1	0	0	1	1	1	1	1	0	1	0	0	0	0	0	0
c32	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	1	0	1	0	1	0	1	1	0	1	1	0	0	0	0	0	0
		A	C	E	G	I	K	M	O	Q	S	U	W	Y																		
		B	D	F	H	J	L	N	P	R	T	V	X																			
												</																				

*Table 4: How we made the xor logic*


Classification:	<b>Template Title:</b>	Owner	Creation Date	Page
Logic Design course	Block High Level Design	Amir Kolaman	3, November, 2015	15 of 27

## 1.4 Num\_Of\_Errors

### Functional Description:

This module gets the data from the Encoder and from the top entity. For the Input of a vector with its parity, the output will be the number of corrupted bits. The number of errors that calculated are sent to the top entity, and from there to Error\_Fix module for further calculation.

#### 1.4.1 Interface



*Figure 11: Num\_Of\_Errors Interface.*

Classification:	Template Title:	Owner	Creation Date	Page
Logic Design course	Block High Level Design	Amir Kolaman	3, November, 2015	16 of 27



	A	B	C	D	E	F	G	H
M	Group	Name	Mode	Type	Signed	Bounds	Value	Comment
1		Yin	input	wire		[4:0]		irty from the encc
2		DATA_IN	input	wire		[31:0]		Pirty from the da
3		Small	input	wire				
4		Medium	input	wire				
5		NOF	output	reg		[1:0]		/Number of error
6		NOE_Out	output	reg		[4:0]		elling what row to
7								

Table 5: Num\_Of\_errors.

1.4.2 Block Diagram





Figure 12: Num\_Of\_Errors Diagram.

### 1.4.3 Flow Diagram




Classification:	Template Title:	Owner	Creation Date	Page
Logic Design course	Block High Level Design	Amir Kolaman	3, November, 2015	18 of 27

## 1.5 Error\_Fix

### Functional Description:

This module gets the data from the Num\_Of\_Errors and Top modules . With the data from the Num\_Of\_Errors he know if he need to fix (only when we have one error) and also know what bit is corrupt and with the data from the Top he send the data\_out and also changing operation\_done to '1' when he done.

### 1.5.1 Interface



*Figure 14: Error\_fix Interface.*

Classification:	Template Title:	Owner	Creation Date	Page
Logic Design course	Block High Level Design	Amir Kolaman	3, November, 2015	19 of 27

	A	B	C	D	E	F	G	H
M	Group	Name	Mode	Type	Signed	Bounds	Value	Comment
1		clk	input	wire				
2		rst	input	wire				
3		S	input	wire		[4:0]		//Row to fix
4		NOF	input	wire		[1:0]		/Number of errors
5		Small	input	wire				
6		Medium	input	wire				
7		DATA_IN	input	wire		[31:0]		
8		Dec_Out	output	reg		[AMBA_WORD-1:0]		
9								

Table 6: Error\_fix.

1.5.2 Block Diagram




Figure 15: Error\_fix Diagram.

1.5.3 Flow Diagram




Figure 16: Error\_fix flow diagram.

Classification:	Template Title:	Owner	Creation Date	Page
Logic Design course	Block High Level Design	Amir Kolaman	3, November, 2015	21 of 27

## 2. RULES IN DESIGN CHECKER

### 2.1 Errors

#### 2.1.1 Rst error




Figure 17: Rst error.

Error that was allowed to waiver because that not need to show

#### 2.1.2 Size error




Figure 18: Size error.

As we can see even though that say we have wrong bit amount we can see the even on both sides

[DATA\_WIDTH-1:0] = DATA\_WIDTH amount of bits

Data in pad is 32 bit

so  $32 = \text{DATA\_WIDTH} - (32 - \text{DATA\_WIDTH}) = 32$  bits

Classification:	Template Title:	Owner	Creation Date	Page
Logic Design course	Block High Level Design	Amir Kolaman	3, November, 2015	22 of 27

## 2.2 Warning

Warning - 1 item, 4 violations. (4 primary, 0 associated)		
WARNING : Coding Practices - Unused Declarations - 1 item, 4 violations. (4 primary, 0 associated)		
EncDec_D_lib, TOP, Module - 4 items, 4 violations. (4 primary, 0 associated)		
+ Input port 'PADDR[1:0]' is never used (read from).	23	
+ Input port 'PADDR[19:4]' is never used (read from).	23	
+ 'CTRL_REG[31:2]' is never used (read from).	53	
+ 'CODEWORD_WIDTH_REG[31:2]' is never used (read from).	55	

*Figure 19: warning.*

We keep those values for when the CPU reads from the registers, but we don't use them inside the top structure.

Classification:	Template Title:	Owner	Creation Date	Page
Logic Design course	Block High Level Design	Amir Kolaman	3, November, 2015	23 of 27

### 3. APPENDIX

#### 3.1 Terminology

Name	Mode	Type	Bound	Comment
PADDR	input	wire	[AMBA_ADDR_WIDTH-1:0]	// APB Address Bus
PENABLE	input	wire		// APB Bus Enable/clock
PSEL	input	wire		// APB Bus Select
PWDATA	input	wire	[AMBA_WORD-1:0]	// APB Write Data Bus
PWRITE	input	wire		// APB Bus Write
clk	input	wire		system clock
rst	input	wire		// Asynchronous Reset active low
PRDATA	output	reg	[AMBA_WORD-1:0]	// APB Read Data Bus
data_out	output	reg	[DATA_WIDTH:0]	// Encoded/Decoded data (Valid when operation done is asserted)
operation_done	output	reg		// indicates an operation is finished. (Pulse, asserts for one cycle)
num_of_errors	output	reg	[1:0]	// number of bit errors after decode operation (valid only after decode/full channel operations)

Table 7: Assignment Interface.

Parameter Name	Range	Default values	Comments
AMBA_WORD	16,24,32	32	Part of the Amba standard at moodle site
AMBA_ADDR_WIDTH	20,24,32	20	Part of the Amba standard at moodle site
DATA_WIDTH	8,16,32	32	Data width. Maximal codeword width supported

Table 8: Parameters.

Classification:	Template Title:	Owner	Creation Date	Page
Logic Design course	Block High Level Design	Amir Kolaman	3, November, 2015	24 of 27



REGISTER NAME	ADDRESS OFFSET	COMMENTS	ACCESS TYPE
Control (CTRL)	0x00	Starts an operation	CPU Read/Write, ECC_ENC_DEC Read only
DATA_IN	0x04	Data to be encoded or decoded. If the data width is smaller than the register size, the most significant bits are ignored.	CPU Read/Write, ECC_ENC_DEC Read only
CODEWORD_WIDTH	0x08	The width of the codeword. The parity check matrix, unencoded word, and codeword width are selected accordingly.	CPU Read/Write, ECC_ENC_DEC Read only
NOISE	0x0C	Noise (error vector) added to codeword, in full channel operation.	CPU Read/Write, ECC_ENC_DEC Read only

Table 9: Register file description.

**CTRL register:**

Control register. Writing to the "opcode" field in this register will trigger the chosen operation. Only valid opcodes are allowed to be written. Address: 0x00; default 0.

bit number	AMBA_WORD -1:2	1:0
Name	unused	opcode Operation to start: 0: Encode 1: Decode 2: Full channel

Table 10: CTRL register.

Classification:	Template Title:	Owner	Creation Date	Page
Logic Design course	Block High Level Design	Amir Kolaman	3, November, 2015	25 of 27

**Data In Register:**

Data to be encoded or decoded. Encoding operation – the data is the unencoded word, that needs to be encoded. Decoding operation – the data is the erroneous data, that needs to be decoded. Full channel operation – the data is an unencoded word, that needs to be encoded, then corrupted, and then decoded. The input data may be shorter than Amba\_word – in that case the data is located at the least significant bits (LSB), the most significant bits are ignored. Address offset 0x04; default 0

bit number	AMBA_WORD-1:0
Name	Data

*Table 11: Data In register.*

**Codeword width register:**

The size of the codeword data. The parity check matrix is selected according to the codeword width (see appendix). The size of the unencoded word is also selected according to the codeword width. Address offset 0x08; default 0

bit number	AMBA_WORD -1:10	1:0
Name	unused	Codeword size 0: 8 bits 1: 16 bits 2: 32 bits

*Table 12: Code width register.*

Classification:	Template Title:	Owner	Creation Date	Page
Logic Design course	Block High Level Design	Amir Kolaman	3, November, 2015	26 of 27

**Noise register:**

An additive noise in the noise channel. Used in full channel operation only (this register is ignored in other operations). The value in this register is XORed with the codeword (output from encoder). When the codeword width is shorter than Amba\_word, the noise is located at the LSB (MSB is ignored). Address offset 0x0C; default 0.

bit number	AMBA_WORD-1:10
Name	noise

*Table 13: Noise register.*

### 3.2 References

AMBA APB spec from the moodle

The lectures from the course

Classification:	Template Title:	Owner	Creation Date	Page
Logic Design course	Block High Level Design	Amir Kolaman	3, November, 2015	27 of 27