Error
Correction
Encoder &
Decoder

Digital Design and Logical Synthesis for Electrical Computer Engineering (36113611)

Course Project

Digital High Level Design

Version 0.1

Revision Log

| Rev | Change | Description | Reason for change | Done By | Date |
|-----|------------------|------------------------------------|-------------------|---------------------------------|-----------|
| 0.1 | Initial document | First Design of Encoder Decoder | | Refael Ben Maor Tal Kapelnik | 2.12.2021 |
| 0.2 | | | | | |
| 0.3 | | | | | |
| | | | | | |
| | | | | | |

Table of Content

| Classification: | Template Title: | Owner | Creation Date | Page |
|---------------------|-------------------------|--------------|----------------------|---------|
| Logic Design course | Block High Level Design | Amir Kolaman | 3, November, 2015 | 1 of 27 |

| LIST OF | FIGURES | 3 |
|----------|---------------------------------------|----|
| SIST OF | TABLES | 4 |
| | | |
| . BLOCK | S FUNCTIONAL DESCRIPTIONS | 5 |
| 1.1 Top | Level – Encoder Decoder & Error Fixer | 5 |
| 1.1.1 | | |
| 1.1.2 | Block Diagram | 7 |
| 1.1.3 | 1.1.2 Block Diagram | 8 |
| 1.2 Regi | ster Selector | 8 |
| 1.2.1 | Interface | 8 |
| 1.2.2 | Block Diagram | 9 |
| 1.2.3 | Flow Diagram | 10 |
| 1.3 Enco | oder | 11 |
| 1.3.1 | Interface | 11 |
| 1.3.2 | Block Diagram | 12 |
| 1.3.3 | Flow Diagram | |
| 1.3.4 | Main XOR gates for the module | 14 |
| 1.4 Num | n_Of_Errors | 16 |
| 1.4.1 | Interface | 16 |
| 1.4.2 | Block Diagram | 17 |
| 1.4.3 | Flow Diagram | |
| 1.5 Erro | or_Fix | 19 |
| 1.5.1 | Interface | |
| 1.5.2 | Block Diagram | 20 |
| 1.5.3 | Flow Diagram | 21 |
| . RULES | IN DESIGN CHECKER | 22 |
| 2.1 Erro | ors | 22 |
| 2.1.1 | Rst error | 22 |
| 2.1.2 | Size error | 22 |
| 2.2 War | ning | 23 |
| 3. APPEN | <i>'DIX</i> | 24 |
| | ninology | |
| | | |
| 3.2 Refe | rences | 27 |

| Classification: | Template Title: | Owner | Creation Date | Page |
|---------------------|-------------------------|--------------|----------------------|---------|
| Logic Design course | Block High Level Design | Amir Kolaman | 3, November, 2015 | 2 of 27 |

LIST OF FIGURES

| Figure 1: ECC_ENC_DEC Interface. | (|
|---|--------------|
| Figure 2: ECC_ENC_DEC Diagram. | 7 |
| Figure 3: ECC_ENC_DEC Hierarchy. | 8 |
| Figure 4: Register_selector Interface. | 8 |
| Figure 5: Register_selector Diagram. | 9 |
| Figure 6: Register_selector flow diagram. | |
| Figure 7: Encoder Interface. | 11 |
| Figure 8: Encoder Diagram. | 12 |
| Figure 9: Encoder flow diagram. | 13 |
| Figure 10: Xor logic. | 14 |
| Figure 11: Num_Of_Errors Interface. | 16 |
| Figure 12: Num_Of_Errors Diagram. | 17 |
| Figure 13: Num_Of_Errors flow diagram. | 18 |
| Figure 14: Error_fix Interface. | 19 |
| Figure 15: Error_fix Diagram. | 20 |
| Figure 16: Error_fix flow diagram. | 21 |
| Figure 17: Rst error. | |
| Figure 18: Size error. | |
| Figure 19: warning. | 23 |
| | |

| Classification: | Template Title: | Owner | Creation Date | Page |
|---------------------|-------------------------|--------------|----------------------|---------|
| Logic Design course | Block High Level Design | Amir Kolaman | 3, November, 2015 | 3 of 27 |

LIST OF TABLES

| 7 |
|----------|
| <u>ç</u> |
| 12 |
| 15 |
| 17 |
| 20 |
| 24 |
| 24 |
| 25 |
| 25 |
| 26 |
| 26 |
| 27 |
| |

| Classification: | Template Title: | Owner | Creation Date | Page |
|---------------------|-------------------------|--------------|-------------------|---------|
| Logic Design course | Block High Level Design | Amir Kolaman | 3, November, 2015 | 4 of 27 |
| | | | 2010 | |

1. BLOCKS FUNCTIONAL DESCRIPTIONS

1.1 Top Level – Encoder Decoder & Error Fixer

Functional Description:


This module is a slave to the CPU, which control it with the APB bus and the register files. The CPU send encoder or decoder data to the Error correction Encoder & Decoder diagram block and it give back the data result, operation_done out put '1' when he finish, and num_of_errors that tell if was between 0-2 errors.

The Top-Level Error correction Encoder & Decoder consist 4 modules:

- 1) Registor_selctor save the information about the Error correction encoder& decoder and initial parameters and send the date to require modules and also the CPU if he want to read from the registers.
- 2) Encoder Get the data from the Registers_selector and the Top to encode the wanted data, also this module is use for the decoder part to save a space in the design the decoder part using the same components as the decoder.
- 3) Num_of_errors Get data from the Top and the encoder to tell us how much errors we have in the wanted data, this data we sending out with num_of_errors and sending it to the next module Error_fix.
- 4) Error_fix Get data from the Top and the Num_of_errors to fix the error in the data if he can, only when we have 1 error we fixing the data at the bit spot that need the correction.

| Classification: | Template Title: | Owner | Creation Date | Page |
|---------------------|-------------------------|--------------|----------------------|---------|
| Logic Design course | Block High Level Design | Amir Kolaman | 3, November, 2015 | 5 of 27 |

Top State Machine:



1.1.1 Interface




Figure 1: ECC_ENC_DEC Interface.

| Classification: | Template Title: | Owner | Creation Date | Page |
|---------------------|-------------------------|--------------|---------------|---------|
| Logic Design course | Block High Level Design | Amir Kolaman | 3, November, | 6 of 27 |
| | | | 2015 | |

Digital High Level Design Document

| | Α | В | С | D | Е | F | G | н |
|----|-------|----------------|--------|------|--------|------------------|-------|---------|
| M | Group | Name | Mode | Туре | Signed | Bounds | Value | Comment |
| 1 | | clk | input | wire | | | | |
| 2 | | rst | input | wire | | | | |
| 3 | | PADDR | input | wire | | MBA_ADDR_WIDTH-1 | | |
| 4 | | PWDATA | input | wire | | [AMBA_WORD-1:0] | | |
| 5 | | PENABLE | input | wire | | | | |
| 6 | | PSEL | input | wire | | | | |
| 7 | | PWRITE | input | wire | | | | |
| 8 | | PRDATA | output | reg | | [AMBA_WORD-1:0] | | |
| 9 | | data_out | output | reg | | [DATA_WIDTH-1:0] | | |
| 10 | | operation_done | output | reg | | | | |
| 11 | | num_of_errors | output | reg | | [1:0] | | |
| 12 | | | | | | | | |

Table 1: ECC_ENC_DEC.

1.1.2 Block Diagram




Figure 2: ECC_ENC_DEC Diagram.

| Classification: | Template Title: | Owner | Creation Date | Page |
|---------------------|-------------------------|--------------|----------------------|---------|
| Logic Design course | Block High Level Design | Amir Kolaman | 3, November, 2015 | 7 of 27 |

1.1.3 Hierarchy

As we can see the ECC_ENC_DEC is the Top-Level of the design




Figure 3: ECC_ENC_DEC Hierarchy.

1.2 Register Selector

Functional Description:

This module has the registers files that contains all the data for the Top-Level to work, all the registers get the data from the CPU via the APB bus. The Error correction Encoder & Decoder module can only read from this module with the wires DATA_IN_REG, CTRL_REG, CODEWORD_WIDTH_REG, NOISE_REG, PRDATA_REG when the PRDATA_REG is used to send data from the registers to the CPU when he ask for it.

1.2.1 Interface




Figure 4: Register_selector Interface.

| Classification: | Template Title: | Owner | Creation Date | Page |
|---------------------|-------------------------|--------------|----------------------|---------|
| Logic Design course | Block High Level Design | Amir Kolaman | 3, November, 2015 | 8 of 27 |

| | Α | В | С | D | Е | F | G | н |
|----|-------|----------------|--------|------|--------|-----------------|-------|---------|
| • | Group | Name | Mode | Туре | Signed | Bounds | Value | Comment |
| 1 | | clk | input | wire | | | | |
| 2 | | rst | input | wire | | | | |
| 3 | | PADDR | input | wire | | [1:0] | | |
| 4 | | PWDATA | input | wire | | [AMBA_WORD-1:0] | | |
| 5 | | PSEL | input | wire | | | | |
| 6 | | PWRITE | input | wire | | | | |
| 7 | | PRDATA | output | reg | | [AMBA_WORD-1:0] | | |
| 8 | | CTRL | output | reg | | [AMBA_WORD-1:0] | | |
| 9 | | DATA_IN | output | reg | | [AMBA_WORD-1:0] | | |
| 10 | | CODEWORD_WIDTH | output | reg | | [AMBA_WORD-1:0] | | |
| 11 | | NOISE | output | reg | | [AMBA_WORD-1:0] | | |
| 12 | | PENABLE | input | wire | | | | |
| 13 | | | | | | | | |

Table 2: Register_selector.

1.2.2 Block Diagram

Eb1 telling to the block Register_Selction to save the value that come from the CPU.




Figure 5: Register_selector Diagram.

| Classification: | Template Title: | Owner | Creation Date | Page |
|---------------------|-------------------------|--------------|----------------------|---------|
| Logic Design course | Block High Level Design | Amir Kolaman | 3, November, 2015 | 9 of 27 |

1.2.3 Flow Diagram




Figure 6: Register_selector flow diagram.

| Classification: | Template Title: | Owner | Creation Date | Page |
|---------------------|-------------------------|--------------|---------------|----------|
| Logic Design course | Block High Level Design | Amir Kolaman | 3, November, | 10 of 27 |
| | | | 2015 | |

1.3 Encoder

Functional Description:

This module gets the data from the top entity and from the Register_Selctor module. This module is being used in each of the functions available, Encode, Decode, and full channel. For that reason, we put special attention to the details, and tried to minimize the calculation needed, in order to find the parity bits. To support all width sizes, the encoder works for each of the sizes possible. To do that, we set the data to the MSB in the input, padder with zeroes from the left LSBs.

1.3.1 Interface




Figure 7: Encoder Interface.

| Classification: | Template Title: | Owner | Creation Date | Page |
|---------------------|-------------------------|--------------|---------------|----------|
| Logic Design course | Block High Level Design | Amir Kolaman | 3, November, | 11 of 27 |
| | | | 2015 | |

Digital High Level Design Document

| | | | | | 1- | 1 | | |
|---|-------|---------|--------|------|--------|-----------------|-------|---------|
| | Α | В | С | D | Е | F | G | н |
| M | Group | Name | Mode | Туре | Signed | Bounds | Value | Comment |
| 1 | | clk | input | wire | | | | |
| 2 | | rst | input | wire | | | | |
| 3 | | Small | input | wire | | | | |
| 4 | | Medium | input | wire | | | | |
| 5 | | Large | input | wire | | | | |
| 6 | | DATA_IN | input | wire | | [AMBA_WORD-1:0] | | |
| 7 | | Enc_Out | output | reg | | [AMBA_WORD-1:0] | | |
| 8 | | | | | | | | |

Table 3: Encoder.

1.3.2 Block Diagram

Eb1 and eb2 creating the the parity for the encoding part , Size Check is sending the right size to the top because encoder working on 32 bits




Figure 8: Encoder Diagram.

| Classification: | Template Title: | Owner | Creation Date | Page |
|---------------------|-------------------------|--------------|---------------|----------|
| Logic Design course | Block High Level Design | Amir Kolaman | 3, November, | 12 of 27 |
| | | | 2015 | |

1.3.3 Flow Diagram




Figure 9: Encoder flow diagram.

| Classification: | Template Title: | Owner | Creation Date | Page |
|---------------------|-------------------------|--------------|----------------------|----------|
| Logic Design course | Block High Level Design | Amir Kolaman | 3, November, 2015 | 13 of 27 |

1.3.4 Main XOR gates for the module

With this component we calculate the parity, in order to reduce calculation and space (XOR gates) in the design, we minimized the XOR gates by using repeating calculations for $C1, \ldots, Cn$.

The xor in the figure 8 is called eb2




Figure 10: Xor logic.

| Classification: | Template Title: | Owner | Creation Date | Page |
|---------------------|-------------------------|--------------|----------------------|----------|
| Logic Design course | Block High Level Design | Amir Kolaman | 3, November, 2015 | 14 of 27 |




Table 4: How we made the xor logic.

| Classification: | Template Title: | Owner | er Creation Date | |
|---------------------|-------------------------|--------------|------------------|----------|
| Logic Design course | Block High Level Design | Amir Kolaman | 3, November, | 15 of 27 |
| | | | 2015 | |

1.4 Num_Of_Errors

Functional Description:

This module gets the data from the Encoder and from the top entity. For the Input of a vector with its parity, the output will be the number of corrupted bits. The number of errors that calculated are sent to the top entity, and from there to Error_Fix module for further calculation.

1.4.1 Interface




Figure 11: Num_Of_Errors Interface.

| Classification: | Template Title: | Owner | Creation Date | Page |
|---------------------|-------------------------|--------------|-------------------|----------|
| Logic Design course | Block High Level Design | Amir Kolaman | 3, November, 2015 | 16 of 27 |

| | Α | В | С | D | Е | F | G | Н |
|---|-------|---------|--------|------|--------|--------|-------|--------------------|
| M | Group | Name | Mode | Туре | Signed | Bounds | Value | Comment |
| 1 | | Yin | input | wire | | [4:0] | | irty from the enco |
| 2 | | DATA_IN | input | wire | | [31:0] | | Pirty from the da |
| 3 | | Small | input | wire | | | | |
| 4 | | Medium | input | wire | | | | |
| 5 | | NOF | output | reg | | [1:0] | | /Number of error |
| 6 | | NOE_Out | output | reg | | [4:0] | | elling what row to |
| 7 | | | | | | | | |

Table 5: Num_Of_errors.

1.4.2 Block Diagram




Figure 12: Num_Of_Errors Diagram.

| Classification: | Template Title: | Owner | Creation Date | Page |
|---------------------|-------------------------|--------------|----------------------|----------|
| Logic Design course | Block High Level Design | Amir Kolaman | 3, November, 2015 | 17 of 27 |

1.4.3 Flow Diagram




Figure 13: Num_Of_Errors flow diagram.

| Classification: | Template Title: | Owner | Creation Date | Page |
|---------------------|-------------------------|--------------|----------------------|----------|
| Logic Design course | Block High Level Design | Amir Kolaman | 3, November, 2015 | 18 of 27 |

1.5 Error_Fix

Functional Description:

This module gets the data from the Num_Of_Errors and Top modules . With the data from the Num_Of_Errors he know if he need to fix (only when we have one error) and also know what bit is corrupt and with the data from the Top he send the data_out and also changing operation_done to '1' when he done.

1.5.1 Interface




Figure 14: Error_fix Interface.

| Classification: | Template Title: | Owner | Creation Date | Page |
|---------------------|-------------------------|--------------|----------------------|----------|
| Logic Design course | Block High Level Design | Amir Kolaman | 3, November, 2015 | 19 of 27 |

| | Α | В | С | D | Е | F | G | Н |
|---|-------|---------|--------|------|--------|-----------------|-------|------------------|
| M | Group | Name | Mode | Туре | Signed | Bounds | Value | Comment |
| 1 | | clk | input | wire | | | | |
| 2 | | rst | input | wire | | | | |
| 3 | | S | input | wire | | [4:0] | | //Row to fix |
| 4 | | NOF | input | wire | | [1:0] | | /Number of error |
| 5 | | Small | input | wire | | | | |
| 6 | | Medium | input | wire | | | | |
| 7 | | DATA_IN | input | wire | | [31:0] | | |
| 8 | | Dec_Out | output | reg | | [AMBA_WORD-1:0] | | |
| 9 | | | | | | | | |

Table 6: Error_fix.

1.5.2 Block Diagram




Figure 15: Error_fix Diagram.

| Classification: | Template Title: | Owner | Creation Date | Page |
|---------------------|-------------------------|--------------|-------------------|----------|
| Logic Design course | Block High Level Design | Amir Kolaman | 3, November, 2015 | 20 of 27 |

1.5.3 Flow Diagram




Figure 16: Error_fix flow diagram.

| Classification: | Template Title: | Owner | Creation Date | Page |
|---------------------|-------------------------|--------------|----------------------|----------|
| Logic Design course | Block High Level Design | Amir Kolaman | 3, November, 2015 | 21 of 27 |

2. RULES IN DESIGN CHECKER

2.1 Errors

2.1.1 Rst error

| ● Error - 2 items, 12 violations. (3 primary, 9 associated) |
|---|
| ERROR : Downstream Checks - Avoid Asynchronous Reset Release - 1 item, 10 violations. (1 primary, 9 associated) |
| ☐ EncDec_D_lib, TOP, Module -1 item, 10 violations. (1 primary, 9 associated) |
| |
| Associated Violations - 9 items, 9 associated violations. |

Figure 17: Rst error.

Error that was allowed to waver because that not need to show

2.1.2 Size error



Figure 18: Size error.

As we can see even though that say we have wrong bit amount we can se ethe even on both sides [DATA_WIDTH-1:0] = DATA_WIDTH amount of bits Data in pad is 32 bit

so $32 = DATA_WIDTH - (32 - DATA_WIDTH) = 32$ bits

| Classification: | Template Title: | Owner | Creation Date | Page |
|---------------------|-------------------------|--------------|---------------|----------|
| Logic Design course | Block High Level Design | Amir Kolaman | 3, November, | 22 of 27 |
| | | | 2015 | |

2.2 Warning




Figure 19: warning.

We keep those values for when the CPU reads from the registers, but we don't use them inside the top structure.

| Classification: | Template Title: | Owner | Creation Date | Page |
|---------------------|-------------------------|--------------|----------------------|----------|
| Logic Design course | Block High Level Design | Amir Kolaman | 3, November, 2015 | 23 of 27 |

3. APPENDIX

3.1 Terminology

| Name | Mode | Type | Bound | Comment |
|----------------|--------|------|-----------------------|--|
| PADDR | input | wire | [AMBA_ADDR_WIDTH-1:0] | // APB Address Bus |
| PENABLE | input | wire | | // APB Bus Enable/clk |
| PSEL | input | wire | | // APB Bus Select |
| PWDATA | input | wire | [AMBA_WORD-1:0] | // APB Write Data Bus |
| PWRITE | input | wire | | // APB Bus Write |
| clk | input | wire | | system clock |
| rst | input | wire | | // Asynchronous Reset active low |
| PRDATA | output | reg | [AMBA_WORD-1:0] | // APB Read Data Bus |
| data_out | output | reg | [DATA_WIDTH:0] | // Encoded/Decoded data (Valid when operation_done is asserted) |
| operation_done | output | reg | | //indicates an operation is finished. (Pulse, asserts for one cycle) |
| num_of_errors | output | reg | [1:0] | // numer of bit errors after decode operation (valid only after decode/full channel operations) |

Table 7: Assignment Interface.

| Parameter Name | Range | Default values | Comments |
|-----------------|----------|----------------|--|
| AMBA_WORD | 16,24,32 | 32 | Part of the Amba standard at moodle site |
| AMBA_ADDR_WIDTH | 20,24,32 | 20 | Part of the Amba standard at moodle site |
| DATA_WIDTH | 8,16,32 | 32 | Data width. Maximal codeword width supported |

Table 8: Parameters.

| Classification: | Template Title: | Owner | Creation Date | Page |
|---------------------|-------------------------|--------------|----------------------|----------|
| Logic Design course | Block High Level Design | Amir Kolaman | 3, November, 2015 | 24 of 27 |

| REGISTER NAME | ADDRES S OFFSET | COMMENTS | ACCESS TYPE |
|----------------|-----------------------|---|--|
| Control (CTRL) | 0x00 | Starts an operation | CPU Read/Write, ECC_ENC_DEC Read only |
| DATA_IN | 0x04 | Data to be encoded or decoded. If the data width is smaller than the register size, the most significant bits are ignored. | CPU Read/Write, ECC_ENC_DEC Read only |
| CODEWORD_WIDTH | 0x08 | The width of the codeword. The parity check matrix, unencoded word, and codeword width are selected accordingly. | CPU Read/Write, ECC_ENC_DEC Read only |
| NOISE | 0x0C | Noise (error vector) added to codeword, in full channel operation. | CPU Read/Write, ECC_ENC_DEC Read only |

Table 9: Register file description.

CTRL register:

Control register. Writing to the "opcode" field in this register will trigger the chosen operation. Only valid opcodes are allowed to be written. Address: 0x00; default 0.

| bit number | AMBA_WORD -1:2 | 1:0 |
|---------------|----------------|--|
| Name | unused | opcode Operation to start: 0: Encode 1: Decode 2: Full channel |

Table 10: CTRL register.

| Classification: | Template Title: | Owner | Creation Date | Page |
|---------------------|-------------------------|--------------|----------------------|----------|
| Logic Design course | Block High Level Design | Amir Kolaman | 3, November, 2015 | 25 of 27 |

Data In Register:

Data to be encoded or decoded. Encoding operation – the data is the unencoded word, that needs to be encoded. Decoding operation – the data is the erroneous data, that needs to be decoded. Full channel operation – the data is an unencoded word, that needs to be encoded, then corrupted, and then decoded. The input data may be shorter than Amba_word – in that case the data is located at the least significant bits (LSB), the most significant bits are ignored. Address offset 0x04; default 0

| bit number | AMBA_WORD-1:0 |
|---------------|---------------|
| Name | Data |

Table 11: Data In register.

Codeword width register:

The size of the codeword data. The parity check matrix is selected according to the codeword width (see appendix). The size of the unencoded word is also selected according to the codeword width. Address offset 0x08; default 0

| bit number | AMBA_WORD -1:10 | 1:0 |
|---------------|-----------------|---|
| Name | unused | Codeword size 0: 8 bits 1: 16 bits 2: 32 bits |

Table 12: Code width register.

| Classification: | Template Title: | Owner | Creation Date | Page |
|---------------------|-------------------------|--------------|---------------|----------|
| Logic Design course | Block High Level Design | Amir Kolaman | 3, November, | 26 of 27 |
| | | | 2015 | |

Noise register:

An additive noise in the noise channel. Used in full channel operation only (this register is ignored in other operations). The value in this register is XORed with the codeword (output from encoder). When the codeword width is shorted than Amba_word, the noise is located at the LSB (MSB is ignored). Address offset 0x0C; default 0.

| bit number | AMBA_WORD-1:10 |
|------------|----------------|
| Name | noise |

Table 13: Noise register.

3.2 References

AMBA APB spec from the moodle

The lectures from the course

| Classification: | Template Title: | Owner | Creation Date | Page |
|---------------------|-------------------------|--------------|----------------------|----------|
| Logic Design course | Block High Level Design | Amir Kolaman | 3, November, 2015 | 27 of 27 |