

- ①
- **force\_request** trigger for the req output signal.

if "force\_request" is asserted for one cycle the device want the Bus for one transaction  
if asserted for 2 cycles, the device should want the Bus for 2 different transactions & so on.

- "Address To Contact" whenever you assert "force\_request" signal, you should also set the address of the target you want to communicate with this signal.  
\* every device must have a unique address, of course, and must know about its own Addr.
- you are FREE to add any ports, parameters, or internal registers you want inside the module that will help facilitate the operation of Bus component.


- every device have an internal memory of 10 rows  
"putting the Data From very top of this memory."

① A requests the Bus to communicate with B & send 3 data words in the transaction.  
assume A always sends "AAAAAAAA"  
B is 3 row viscous so transaction size is 3 words "AAAA AAAA" في 3

② B requests the Bus to communicate with A & send 2 words. assume B always send "BBBB BBBB"


③ C requests the Bus for 2 transaction. and at the same time A requests the Bus again to communicate with C.

- Arbiter should grant A, then A sends 2 words to C.
- then Arbiter grant Bus to C, C sends one word to A.
- C still wants the Bus to communicate with B, & send another word to B.





# Timing diagram of Read operation on 3 data Phases



• أول ما تنزل ال Frame بخط ال Address بناء ال device ال ال هتواصل  
معاه وفي نفس اللحظة هتبعث ال C/BE بمرجو

• معنى انه ال initiator ال Read انه كذا ال pos edge الجاية ليخبر  
ال Read ال data من ال target ودا مش هتبعث في نفس لحظة  
تنزول ال Frame اكيد

• بعد مرور pos edge من وجود ال Address فخلو ال target  
ال حقوق وال Address ملوش لزمة فاتمسج وهدخل في turn round  
وفي نفس اللحظة ال IRDY ليه صفر والانا انتظت على Bus

• بعد turn round عشان ال Initiator وال target بيخربوا في  
ال Bus

• at pos edge if  $IRDY \& TRDY = 1$   
Data transfer occurred

• Read Byte<sup>E</sup> from memory

• قبل آخر data phase ال Frame بتت 1


• ال Signals ال one bit قبل ما تدخل في turn round  
هم تكون high اول اول one cycle

• بالنسبة ل  $IRDY$  و  $TRDY$  ال turn round  
بتدخل بعد ما ال Frame ينزل مع طول "وال Devel معا" "بداية نزول ال frame ال بداية ال turn round ليهم"



⑤ Fastest possible write 4-Data phase operation

write transaction:




لو حست تخرج الـ Data من الـ Read operation في الـ AD  
 الـ AD الـ turn round في الـ shifted

فمن الـ turn round في الـ AD الـ Initiator هو الـ  
 الـ Data الـ Address

① 2 initiator :  $I_A \rightarrow 2 \text{ transaction}$  | FCFs  
 $I_B \rightarrow 1 \text{ transaction}$

## Timing Diagram For Arbitration



لو عايز transaction واحدة فمحدد عال Frame ينزل بفر ممكن تعلق  
 ال Req 1 بس لو سبتر مكملة بفر بعت انت لسة عيزك  
 transaction 2 بيقع دي

ال Gnt معناها ان في اقرب فرقة ال Bus هيكونه هناك  
 لكن مش شرط ال CLK الجاية في عشانه كدة ال REQ لازم  
 تفضل low كد فاب Frame ال assert

معني ان Bus ان ال Frame و ال IRDY يكونوا High  
 IDLE