

To do:

- -Lots of schematic clean-up! Posting for now for those interested.
- -Update board routing based on minor schematic changes since the board production.


To do:


- -power off sequencing
- -0.675 power indicator design (different mosfet for lower voltage?)
- -Programming header HS3 should be 2.0mm instead of 2.54mm
- -Move R267 from DDR to closer to SoC
- -Moce C193 closer to U61
- -Incorrect part # on 33MHz oscillator installed 25MHz for now
- -Additional oscillator for FPGA fabric (without Eth IC)?
- -Power header for 3.3V
- -Onboard LED for PL
- -Onboard buttones for PS and PL
- -Power rail selection jumpers don't seem to be needed. Always leave set to external DC barrel power.
- -Improve Ethernet reset circuit?
- -Add in HDMI controller (ADV7513?)
- -Power coming in from HDMI connection something needed to prevent this when the PCB is off?








Schematic		schematic1					2024-12-18			
Scriematic	Schematici					Date	2024-11-09			
Page		Misc				nber			[
Drawn	rehsd									
Reviewed		FPGA Dev Board - XILINX XC7Z020-1CLG484I v0.07								
		VER	SIZE		PAGE	1	0F	13		
EasyEDA		V0.1	В							











2024-12-06

2024-11-09


0F

13

JLCPCB-002


USB OTG

USB 2.0 ULPI PHY



⇔ EasyEDA		VER	SIZE A4		PAGE	7	OF OA.com	13	
Reviewed	EasyEDA	FPGA	Dev Board	d - XILIN	NX XC72	Z020-	1CLG48	4I v0.07	
Drawn	EasyEDA	DA .							
Page		USB USB3320					JLCPCB-0	002	
Scriematre		Scrieman	Create	Date	2024-11-09				
Schematic		schematic1			Update	Date	2024-11-09		

Ethernet



Schematic		schematic1					Date	e 2024-12-01		
Scriematic			Scriematici			Create Date 2024-11-09		9		
Page			Ethernet		Part Nu	mber	JLCPCB-002			
Drawn	EasyED	Α								
Reviewed	EasyED	Α	FPGA Dev Board - XILINX XC7Z020-1CLG484I v0.07							7
			VER	SIZE		PAGE	8	0F	13	
EasyEDA		V0.1	A4	EasyEDA.com						
 1			5			6				

Processing System PS Clock Tri-state Gnd Output See UG933, pg. 58 30-60 MHz OK 33.333 MHz is tooling default Configure PS pinouts Vivado! Power on reset PS_CLK_500 R78 12K X N.C. VCC PS_SRST_B_501 GND MIO_VREF_0V9 PS_MIO_VREF_501 GND PS_MIO0_500 PS_MIO1_500 R79 12K C406 PS_MIO2_500 PS_MIO3_500 PS_MIO4_500 를 GND PS_MIO5_500 PS_MIO6_500 PS MIO7 500 PS_MIO8_500 Reset PS_MIO9_500 PS_MIO10_500 PS_MIO11_500 PS_MIO12_500 MIO0 (_500) is 3V3 PS_MIO13_500 PS_MIO14_500 JART1_RX JART1_TX_\ PS_MIO15_500 MIO1 (_501) is 1V8 HSTL PS_MIO16_501 ETH_TXCD ETH_TXD1 ETH_TXD2 ETH_TXD3 ETH_TXCTI ETH_RXCLI ETH_RXD0 PS_MIO17_501 PS_MIO18_501 USB PS_MIO19_501 **Boot Mode** PS_MIO20_501 PS MIO21 501 PS_MIO22_501 PS_MIO23_501 SW4 SMXS-03K-TP PS_MIO24_501 PS_MIO25_501 PS_MIO26_501 PS_MIO27_501 PS MIO28 501 PS_MIO29_501 R276 DNP_0R R273 DNP_0R **PS LED** PS_MIO30_501 QSPI_DQ3_M0 PS_MIO31_501 PS MIO32 501 PS_MIO33_501 PS_MIO34_501

PS_MIO35_501 PS_MIO36_501 PS_MIO37_501 PS_MIO38_501 PS_MIO39_501

PS_MIO40_501

PS_MIO41_501 PS_MIO42_501

PS_MIO44_501 PS_MIO45_501

PS_MIO46_501 PS_MIO47_501 PS_MIO48_501 PS_MIO49_501 PS_MIO50_501 PS_MIO51_501 PS_MIO52_501 PS_MIO53_501

2024-12-01 Update Date schematic1 Schematic 2024-11-09 Create Date Part Number JLCPCB-002 Page **Processor** Drawn **EasyEDA** FPGA Dev Board - XILINX XC7Z020-1CLG484I v0.07 EasyEDA Reviewed VER PAGE 13 SIZE **EasyEDA** EasyEDA.com V0.1 Α4

R91 R92 R93 1K 1K 1K

> Ę GND

Ę GND C193


R77


C195

100nF

R82 100K

Banks 34,35 - HDMI






Schematic		schemati	01		Update	Date	2024-12-1	2	
Scriematic		Scrieman	C I		Create Date 2024-11-09)9	
Page	Banks 34,35 - HDMI, Expansion					mber	JLCPCB-0)02	D
Drawn	EasyEDA								
Reviewed	EasyEDA	FPGA	Dev Board	d - XILIN	NX XC72	Z 020-	1CLG48	4I v0.07	
		VER	SIZE		PAGE	10	0F	13	
EasyEDA		V0.1	A4		Ea	syED	A.com		




•••

Fly-by routing




Schematic			achamati	Update Date 2024-11-09			9			
Scriematic		schematic1					Date	2024-11-09		
Page			HDMI			Part Nu	umber	JLCPCB-0	002	
Drawn	EasyED	A				•				
Reviewed	EasyED	Α	FPGA Dev Board - XILINX XC7Z020-1CLG484I v0.07							te Date 2024-11-09 Number JLCPCB-002 C7Z020-1CLG484I v0.07
			VER	SIZE		PAGE	11	0F	13	
(A)	EasyE	DA	V0.1	A4		Ea	asyED	A.com		
1			5					6		





Placeholder...

To do:



Schematic	schematic1					Date	2024-11-09		
Schematic						Date	2024-11-09		
Page		SD Card					JLCPCB-	002	
Drawn	EasyEDA								
Reviewed	EasyEDA	FPGA Dev Board - XILINX XC7Z020-1CLG484I v0.07							
		VER	SIZE		PAGE	13	OF	13	
		VER	SIZE		FAGL	13	01	10	
EasyEDA		V0.1	A4		EasyEDA.com				