



To do:

- Lots of schematic clean-up! Posting for now for those interested.
- Update board routing based on minor schematic changes since the board production.

To do:

- power off sequencing
- 0.675 power indicator design (different mosfet for lower voltage?)
- Programming header HS3 should be 2.0mm instead of 2.54mm
- Move R267 from DDR to closer to SoC
- Moce C193 closer to U61
- Incorrect part # on 33MHz oscillator - installed 25MHz for now
- Additional oscillator for FPGA fabric (without Eth IC)?
- Power header for 3.3V
- Onboard LED for PL
- Onboard buttones for PS and PL
- Power rail selection jumpers don't seem to be needed. Always leave set to external DC barrel power.
- Improve Ethernet reset circuit?
- Add in HDMI controller (ADV7513?)
- Power coming in from HDMI connection - something needed to prevent this when the PCB is off?












Schematic	schematic1			Update Date	2024-12-18		
				Create Date	2024-11-09		
Page	Misc			Part Number			
Drawn	rehsd	FPGA Dev Board - XILINX XC7Z020-1CLG484I v0.07					
Reviewed							
		VER	SIZE	PAGE	1	OF	13
		V0.1	B				

SoC Bypass Capacitors



To do:
-Verify ferrite bead specs for analog power, PLL


DC Barrel,
PWR Select



Schematic	schematic1			Update Date	2024-11-11			
				Create Date	2024-11-09			
Page	Power			Part Number				
Drawn	rehsd		FPGA Dev Board - XILINX XC7Z020-1CLG484I v0.07					
Reviewed								
			VER	SIZE	PAGE	2	OF	13
			V0.1	B				

Sequence: 1V0, 1V8, 1V35, 3V3




Schematic	schematic1			Update Date	2024-11-12	
				Create Date	2024-11-09	
Page	Regulators			Part Number		
Drawn	rehsd	FPGA Dev Board - XILINX XC7Z020-1CLG484I v0.07				
Reviewed						
		VER	SIZE	PAGE	3	OF 13
		V0.1	B	EasyEDA.com		

Programming


...

To do:
-





JTAG connection

See UG470




Done indicator




Schematic	schematic1			Update Date	2024-11-09
				Create Date	2024-11-09
Page	Program			Part Number	JLCPCB-002
Drawn	EasyEDA	FPGA Dev Board - XILINX XC7Z020-1CLG484I v0.07			
Reviewed	EasyEDA				
		VER	SIZE	PAGE	4 OF 13
 EasyEDA		V0.1	A4	EasyEDA.com	

DDR3L


Fly-by routing:
PS to LSW to MSW to VTT Term





Bypass Caps DDR Term




Bypass Caps DDR MSW



Bypass Caps DDR LSW




Schematic	schematic1			Update Date	2024-11-09
				Create Date	2024-11-09
Page	DDR3L			Part Number	
Drawn	rehsd	FPGA Dev Board - XILINX XC7Z020-1CLG484I v0.07			
Reviewed					
		VER	SIZE	PAGE	5 OF 13
		V0.1	B	EasyEDA.com	

USB

Programming, Serial

Should the two pairs of USB data lines be connected? Currently, the orientation of the data connection matters (flipping connector).

USB-C Physical Connector for Power, Programming




ADBUS4 pull-up to 3.3V
See <https://etherealwake.com/2024/06/xilinx-ftdi-jtag/>.

ADBUS7 (SRST_B) is an output that connects to the PS_SRST_B signal on Zynq parts. Like POR_B, this must be buffered with an open-collector output. See <https://etherealwake.com/2024/06/xilinx-ftdi-jtag/>.


From @asmi06: add a comparator (I use MCP6541T-E/OT) to pin ADBUS4 such that if your board is powered externally (and not through USB - which is how most of my boards are powered because USB just doesn't provide enough juice for devices like Artix-A100T), ADBUS4 would only go high if main power is connected

-added 12K pullups on CLK and CS

See UG908


Schematic	schematic1			Update Date	2024-12-06			
				Create Date	2024-11-09			
Page	USB FT2232			Part Number	JLPCB-002			
Drawn	EasyEDA	FPGA Dev Board - XILINX XC7Z020-1CLG484I v0.07						
Reviewed	EasyEDA							
		VER	SIZE	PAGE	6	OF	13	
 EasyEDA		V0.1	A4	EasyEDA.com				


USB 2.0 ULPI PHY



Ethernet

■ ■ ■




Schematic	schematic1			Update Date	2024-12-01	
Page	Ethernet			Create Date	2024-11-09	
				Part Number	JLCPCB-002	
Drawn	EasyEDA	FPGA Dev Board - XILINX XC7Z020-1CLG484I v0.07				
Reviewed	EasyEDA					
		VER	SIZE	PAGE	8	OF 13
		V0.1	A4	EasyEDA.com		

Processing System


...

Configure PS pinouts Vivado!


MIO0 (_500) is 3V3
MIO1 (_501) is 1V8 HSTL
ETH
USB



XC7Z020-1CLG484I




PS Clock




See UG933, pg. 58

30-60 MHz OK
33.333 MHz is tooling default


Power on reset




Reset





PS LED



Schematic	schematic1			Update Date	2024-12-01
				Create Date	2024-11-09
Page	Processor			Part Number	JLCPCB-002
Drawn	EasyEDA	FPGA Dev Board - XILINX XC7Z020-1CLG484I v0.07			
Reviewed	EasyEDA				
		VER	SIZE	PAGE	9 OF 13
 EasyEDA		V0.1	A4	EasyEDA.com	

Banks 34,35 - HDMI

...





Schematic	schematic1			Update Date	2024-12-12			
				Create Date	2024-11-09			
Page	Banks 34,35 - HDMI, Expansion			Part Number	JLCPCB-002			
Drawn	EasyEDA	FPGA Dev Board - XILINX XC7Z020-1CLG484I v0.07						
Reviewed	EasyEDA							
		VER	SIZE	PAGE	10	OF	13	
EasyEDA		V0.1	A4	EasyEDA.com				

HDMI

...






Fly-by routing




Schematic	schematic1			Update Date	2024-11-09		
				Create Date	2024-11-09		
Page	HDMI			Part Number	JLCPCB-002		
Drawn	EasyEDA	FPGA Dev Board - XILINX XC7Z020-1CLG484I v0.07					
Reviewed	EasyEDA						
		VER	SIZE	PAGE	11	OF	13
 EasyEDA		V0.1	A4	EasyEDA.com			

Expansion Ports

...



Schematic	schematic1			Update Date	2024-11-09
				Create Date	2024-11-09
Page	Banks 13,33 - Expansion			Part Number	JLPCB-002
Drawn	EasyEDA	FPGA Dev Board - XILINX XC7Z020-1CLG484I v0.07			
Reviewed	EasyEDA				
		VER	SIZE	PAGE	12 OF 13
		V0.1	A4	EasyEDA.com	

Placeholder...

