



To do:

- Lots of schematic clean-up! Posting for now for those interested.
- Update board routing based on minor schematic changes since the board production.

To do:





- power off sequencing
- 0.675 power indicator design (different mosfet for lower voltage?)
- Programming header HS3 should be 2.0mm instead of 2.54mm
- Move R267 from DDR to closer to SoC
- Moce C193 closer to U61
- Incorrect part # on 33MHz oscillator - installed 25MHz for now
- Additional oscillator for FPGA fabric (without Eth IC)?
- Power header for 3.3V
- Onboard LED for PL
- Onboard buttones for PS and PL
- Power rail selection jumpers don't seem to be needed. Always leave set to external DC barrel power.
- Improve Ethernet reset circuit?
- Add in HDMI controller (ADV7513?)
- Power coming in from HDMI connection - something needed to prevent this when the PCB is off?



Schematic	schematic1			Update Date	2024-12-18
				Create Date	2024-11-09
Page	Misc			Part Number	
Drawn	rehsd	FPGA Dev Board - XILINX XC7Z020-1CLG484I v0.07			
Reviewed					
		VER	SIZE	PAGE	1 OF 13
		V0.1	B		

SoC Bypass Capacitors

To do:
-Verify ferrite bead specs for analog power, PLL



UG933

Table 3-1: Required PCB Capacitor Quantities per Device (PL)

Package	Device	VCCINT				VCCBATT				VCCAUX				VCCPAUX				VCCDDR Bank (Bank)				Bank 0
		680	330	100	47	0.47	100	47	0.47	100	47	0.47	100	47	0.47	100	47	0.47	100	47		
CLG484	Z-7020	0	1	0	2	4	1	0	1	1	1	1	2	NA	NA	NA	1	2	4	1		

Table 3-2: Required PCB Capacitor Quantities per Device (PS) (Cont'd)

Package	Device	VCCINT	VCCPAUX ⁽¹⁾				VCCDDR				VCCMIO				VCCMIO ₁				VCCPLL ⁽²⁾⁽³⁾
		100	4.7	0.47	100	µF	100	µF	0.47	100	µF	0.47	100	µF	0.47	100	µF	0.47	µF
CLG484	Z-7020	1	1	1	3	1	1	1	1	1	1	1	1	1	1	1	1	1	

Table 3-3: PCB Capacitor Specifications


Ideal Value	Value Range ⁽¹⁾	Body Size ⁽²⁾	Type	ESL Maximum	ESR Range ⁽³⁾	Voltage Rating ⁽⁴⁾	Suggested Part Number
680 µF	C > 680 µF	2917/D /7343	2-Terminal Tantalum	2.1 nH	5 mΩ < ESR < 40 mΩ	2.5V	TS30X687M006ATE018
330 µF	C > 330 µF	2917/D /7343	2-Terminal Tantalum	2.0 nH	5 mΩ < ESR < 40 mΩ	2.5V	TS25D337M006ATE025
330 µF	C > 330 µF	2917/D /7343	2-Terminal Niobium Oxide	2.0 nH	5 mΩ < ESR < 40 mΩ	2.5V	NOSD337M002#0035
100 µF	C > 100 µF	1210	2-Terminal Tantalum, Ceramic X7R, X7U, or X5R	1 nH	1 mΩ < ESR < 40 mΩ	2.5V	GRM32EE70G107ME19
47 µF	C > 47 µF	1210	2-Terminal Ceramic X7R or X5R	1 nH	1 mΩ < ESR < 40 mΩ	6.3V	GRM32ER70H476ME20L
10 µF	C > 10 µF	0603	2-Terminal Ceramic X7R or X5R	0.25 nH	5 mΩ	4.0V	GRM188R60G106ME47
4.7 µF	C > 4.7 µF	0805	2-Terminal Ceramic X7R or X5R	0.5 nH	1 mΩ < ESR < 20 mΩ	6.3V	GRM218R71A475KA73
0.47 µF	C > 0.47 µF	0603	2-Terminal Ceramic X7R or X5R	0.5 nH	1 mΩ < ESR < 20 mΩ	6.3V	GRM188R70H474KA01

Schematic	schematic1		Update Date	2024-11-11		
			Create Date	2024-11-09		
Page	Power		Part Number			
Drawn	rehsd		FPGA Dev Board - XILINX XC7Z020-1CLG484I v0.07			
Reviewed						
VER		SIZE	PAGE	2	OF	13
V0.1		B				



EasyEDA

Buck Converters


Sequence: 1V0, 1V8, 1V35, 3V3




Power Indicators



DDR3L Bus Termination Voltage (VTT)




Schematic	schematic1			Update Date	2024-11-12
				Create Date	2024-11-09
Page	Regulators			Part Number	
Drawn	rehsd	FPGA Dev Board - XILINX XC7Z020-1CLG484I v0.07			
Reviewed					
		VER	SIZE	PAGE	3 OF 13
		V0.1	B	EasyEDA.com	

Programming


...

To do:
-




JTAG connection

See UG470




Done indicator




Schematic	schematic1		Update Date	2024-11-09
			Create Date	2024-11-09
Page	Program		Part Number	JLPCPB-002
Drawn	EasyEDA	FPGA Dev Board - XILINX XC7Z020-1CLG484I v0.07		
Reviewed	EasyEDA			
		VER	SIZE	PAGE 4 OF 13
EasyEDA		V0.1	A4	EasyEDA.com

DDR3L


Fly-by routing:
PS to LSW to MSW to VTT Term





Bypass Caps DDR Term




Bypass Caps DDR MSW




Bypass Caps DDR LSW




Schematic	schematic1			Update Date	2024-11-09
				Create Date	2024-11-09
Page	DDR3L			Part Number	
Drawn	rehsd	FPGA Dev Board - XILINX XC7Z020-1CLG484I v0.07			
Reviewed					
		VER	SIZE	PAGE	5 OF 13
		V0.1	B	EasyEDA.com	

Programming, Serial




- added 12K pullups on CLK and CS

Schematic	schematic1			Update Date	2024-12-06	
Page	USB FT2232			Create Date	2024-11-09	
				Part Number	JLPCB-002	
Drawn	EasyEDA	FPGA Dev Board - XILINX XC7Z020-1CLG484I v0.07				
Reviewed	EasyEDA					
		VER	SIZE	PAGE	6	OF 13
		V0.1	A4	EasyEDA.com		

USB OTG


USB 2.0 ULPI PHY




Schematic	schematic1		Update Date	2024-11-09
			Create Date	2024-11-09
Page	USB USB3320		Part Number	JLPCB-002
Drawn	EasyEDA	FPGA Dev Board - XILINX XC7Z020-1CLG484I v0.07		
Reviewed	EasyEDA			
		VER	SIZE	PAGE 7 OF 13
EasyEDA		V0.1	A4	EasyEDA.com

Ethernet

...




Schematic	schematic1			Update Date	2024-12-01	
				Create Date	2024-11-09	
Page	Ethernet			Part Number	JLCPCB-002	
Drawn	EasyEDA	FPGA Dev Board - XILINX XC7Z020-1CLG484I v0.07				
Reviewed	EasyEDA					
		VER	SIZE	PAGE	8	OF 13
 EasyEDA		V0.1	A4	EasyEDA.com		

□ □ □

MIO1 (_501) is 1V8 HSTL
ETH
USB



See UG933 pg. 58


30-60 MHz OK
33.333 MHz is tooling default

Schematic	schematic1			Update Date	2024-12-01		
Page	Processor			Create Date	2024-11-09		
				Part Number	JLPCB-002		
Drawn	EasyEDA	FPGA Dev Board - XILINX XC7Z020-1CLG484I v0.07					
Reviewed	EasyEDA						
		VER	SIZE	PAGE	9	OF	13
		V0.1	A4	EasyEDA.com			

Banks 34,35 - HDMI

...





Schematic	schematic1			Update Date	2024-12-12		
				Create Date	2024-11-09		
Page	Banks 34,35 - HDMI, Expansion			Part Number	JLCPCB-002		
Drawn	EasyEDA	FPGA Dev Board - XILINX XC7Z020-1CLG484I v0.07					
Reviewed	EasyEDA						
		VER	SIZE	PAGE	10	OF	13
 EasyEDA		V0.1	A4	EasyEDA.com			

HDMI

...






Fly-by routing




Schematic	schematic1			Update Date	2024-11-09		
				Create Date	2024-11-09		
Page	HDMI			Part Number	JLCPCB-002		
Drawn	EasyEDA	FPGA Dev Board - XILINX XC7Z020-1CLG484I v0.07					
Reviewed	EasyEDA						
		VER	SIZE	PAGE	11	OF	13
 EasyEDA		V0.1	A4	EasyEDA.com			

Expansion Ports

...



Schematic	schematic1			Update Date	2024-11-09
				Create Date	2024-11-09
Page	Banks 13,33 - Expansion			Part Number	JLCPCB-002
Drawn	EasyEDA	FPGA Dev Board - XILINX XC7Z020-1CLG484I v0.07			
Reviewed	EasyEDA				
		VER	SIZE	PAGE	12 OF 13
		V0.1	A4	EasyEDA.com	

Placeholder...

