

## TO DO

- pull-ups on VIA CA/CB (four per VIA)
- Pin1 markings on headers
- 10pF instead of 47/27pF on crystal circuits, along with 150 instead of 1.5k
- Cuttable connections or 0 ohm resistors for questionable tracks
- Rename both GAL's OEBs from generic to specific and verify throughout
- Triple-check decode ranges and enables
- Verify no components without LCSC equiv. part #
- Print to scale, test fit (especially TFT LCD & ZIFs)
- Review all status LEDs to confirm they are on good pins for showing status
- Verify fill on all layers & rebuild
- External transceivers and/or clock distribution ICs needed? (really long traces)

## System Block Diagram


## Conventions (e.g., naming)

- Signals for secondary (audio-visual co-processor) MCU prefaced with "AV\_"
- Tracks more likely needing bonding on bottom layer
- Horizontal tracks - Top, InnerLower
- Vertical tracks - InnerUpper



## Memory Map, Native Decode

W65C265SX8 Memory Map				
Start	End	Size	Chip Select	Description
(C0)	(FF)	4 MB	CS7B	USER MEMORY (FOR EXPANSION)
(40)	(BF)	8 MB	CS6B	USER MEMORY (FOR EXPANSION)
(00)	(3F)	4 MB	CS5B	MEMORY See Note 2
(00)E000	(00)FFFF	8192 B	CS4B	ROM MEMORY (Note 1) ROM MEMORY (Note 1)
(00)8000	(00)DEFF	24320 B	CS4B	
(00)0200	(00)7FFF	32256	CS3B	Cache Memory See Note 3
(00)F000	(00)FFFF	256 B	CS2B	On Chip Interrupt Vectors
(00)E000	(00)FEFF	7936 B		On-Chip ROM
(00)DF80	(00)DFBF	64 B		On-Chip RAM
(00)DF70	(00)DF7F	16 B		On-Chip Comm. Registers
(00)DF50	(00)DF6F	32 B		On-Chip Timer Registers
(00)DF40	(00)DF4F	16 B		On-Chip Control Registers
(00)DF20	(00)DF27	8 B		On-Chip IO Registers
(00)DF00	(00)DF07	8 B		On-Chip IO Registers
(00)0000	(00)01FF	512 B		On-Chip RAM
(00)DFO0	0xFFFF	64 B	CS1B	External Chip Select 1 (P71)
(00)DF00	0xDF1F	32 B	CS0B	External Chip Select 0 (P70) See Note 4

## Extended Decode (GAL)






# MCU (Primary)







Schematic	Schematic1		Create at	2026-01-05
			Update at	2026-01-06
Board	Board1		Page	MCU Primary
Drawn		W65C265S v0.12		
Reviewed				
		Version	Size	Page 2 Total 12
 EasyEDA		V1.0	A4	EasyEDA.com

# MCU (AV)



Schematic	Schematic1		Create at	2026-01-05
Board	Board1		Update at	2026-01-06
Drawn			Page	MCU AV
Reviewed			W65C265S v0.12	
			Version	Size
			V1.0	A4
			EasyEDA.com	

# POWER




Schematic	Schematic1		Create at	2026-01-05
Board	Board1		Update at	2026-01-06
Drawn			Page	Power
Reviewed				
	Version	Size	Page 4 Total 12	
<b>EasyEDA</b>		V1.0	A4	EasyEDA.com

# CLOCKS


## PRIMARY

10 MHz Crystal option:  
QT49S-10.000MEEJ-T (Digikey)  
Change of crystal may require updates to oscillator resistors/capacitors



A


10 MHz Crystal option:  
QT49S-10.000MEEJ-T (Digikey)  
Change of crystal may require updates to oscillator resistors/caps.  
*x2*



Schematic	Schematic1			Create at 2026-01-05
				Update at 2026-01-04
Board	Board1			Page Clocks
Drawn		W65C265S v0.12		
Reviewed				
		Version	Size	Page 5 Total 12
 EasyEDA		V1.0	A4	EasyEDA.com

# EXPANSION

## Primary XBus265







Used:

P50:56 - 1602 LCD  
P51 - Available



P62 - PS2KBD DATA  
P64 - PS2KBD CLK  
P66 - RXD3  
P67 - TXD3

## AV XBus265




Schematic	Schematic1			Create at	2026-01-05		
Board	Board1			Update at	2026-01-06		
Drawn				Page	Expansion		
Reviewed				W65C265S v0.12			
	Version	Size	Page 6 Total 12				
	V1.0	A4	EasyEDA.com				

# USB SERIAL, PS/2 KEYBOARD





Schematic	Schematic1		Create at	2026-01-05
Board	Board1		Update at	2026-01-07
Drawn			Page	Serial & PS2
Reviewed	W65C265S v0.12			
	Version	Size	Page 7 Total 12	
	V1.0	A4	EasyEDA.com	

# LCD 1602





Schematic	Schematic1		Create at	2026-01-05
			Update at	2026-01-07
Board	Board1		Page	LCD_1602
Drawn				
Reviewed				
		Version	Size	Page 8 Total 12
 EasyEDA		V1.0	A4	EasyEDA.com

# VIA<sub>S</sub>




C0:0000 to FF:FFFF CS7B  
1100:000000000000000000000000 to  
1111:111111111111111111111111  
(range: top two bits are 11)  
1100: VIA0 C0:xxxx C0:0000 to C0:00  
1101: VIA1 D0:xxxx D0:0000 to D0:00  
1110: VIA2 E0:xxxx E0:0000 to E0:00  
1111: VIA3 F0:xxxx F0:0000 to F0:00



Schematic	Schematic1		Create at	2026-01-05
			Update at	2026-01-04
Board	Board1		Page	VIA
Drawn		W65C265S v0.12		
Reviewed				
		Version	Size	Page 9 Total 12
 EasyEDA	V1.0	A4	EasyEDA.com	


# LCD - ILI

Arduino-style header for DIYables TFT LCD



Schematic	Schematic1		Create at	2026-01-05
			Update at	2026-01-04
Board	Board1		Page	LCD_ILI
Drawn				
Reviewed				
	Version	Size	Page 10 Total 12	
		V1.0	A4	EasyEDA.com

# Sound



Schematic	Schematic1			Create at	2026-01-05
Board	Board1			Update at	2026-01-05
Drawn				Page	Sound
Reviewed				W65C265S v0.12	
			Version	Size	Page 11 Total 12
			V1.0	A4	EasyEDA.com

# VGA 320x240 x1Byte

RRRGGBB

VGA Signal 320 x 240 @ 60 Hz

General timing  
Screen refresh rate 60 Hz  
Vertical refresh 31.46875 kHz  
Pixel freq. 12.3875 MHz

Horizontal timing (line)  
Polarity of horizontal sync pulse is negative.  
Scanline partPixelSyncTime is 1.711  
Visible area 320x240  
Front porch 68.318 320 101000000  
Sync pulses 481.907 328 101000000  
Back porch 33.054 480 011110000  
Whole line 4015.889 400 110101000

Vertical timing (frame)  
Polarity of vertical sync pulse is negative.  
Frame partLinesTime [ms]  
Visible area 1.711  
Front porch 103.318 480 0111100000  
Sync pulses 20.054 328 101000000  
Back porch 33.049 482 0111101100  
Whole frame 5216.683 525 1000001101

320x240 x1Byte


-3bit Red

-Green


-2bit Blue

I02\_EN OR'd with MEMR&MEMW# to generate VMEMOB and VMEMEW  
CS7B is C0:000 to FF:FFF  
CS6B is E0:000 to EF:000  
Video MR&MW# are EA:0000 to EB:FFFF


## VSYNC



## HSYNC




## DECODE





To do:  
-fill top / bottom layers with GND  
- same with inner signal

## LOWER 64K (VID\_0)



## UPPER 64K (VID\_1)



Schematic	Schematic1	Create at	2026-01-05
Board	Board1	Update at	2026-01-04
Drawn		Page	VGA
Reviewed			
Version	Size	Page	Page 12 Total 12
V1.0	A4		EasyEDA.com