

TO DO

- Triple-check decode logic for all ICs
- Pin1 markings on headers
- 10pF instead of 47/27pF on crystal circuits, along with 150 instead of 1.5k
- Cuttable connections or 0 ohm resistors for questionable tracks
- Rename both GAL's OEBs from generic to specific and verify throughout
- Triple-check decode ranges and enables
- Verify no components without LCSC equiv. part #
- Print to scale, test fit (especially TFT LCD & ZIFs)
- Review all status LEDs to confirm they are on good pins for showing status
- Verify fill on all layers & rebuild
- External transceivers and/or clock distribution ICs needed? (really long traces)
- Swap out YM2149 with AY-3-8913?
- Swap out VIAs with PLCC versions?

System Block Diagram

Conventions (e.g., naming)

- Signals for secondary (audio-visual co-processor) MCU prefaced with "AV_"
- Tracks more likely needing bonding on bottom layer
- Horizontal tracks - Top, InnerLower
- Vertical tracks - InnerUpper

Memory Map, Native Decode



W65C265XB Memory Map				
Start	End	Size	Chip Select	Description
(C0)	(FF)	4 MB	CS7B	USER MEMORY (FOR EXPANSION)
(40)	(BF)	8 MB	CS6B	USER MEMORY (FOR EXPANSION)
(00)	(3F)	4 MB	CS5B	MEMORY See Note 2
(00)E000	(00)FFFF	8192 B	CS4B	ROM MEMORY (Note 1) ROM MEMORY (Note 1)
(00)8000	(00)DEFF	24320 B	CS4B	
(00)0200	(00)7FFF	32256	CS3B	Cache Memory See Note 3
(00)F000	(00)FFFF	256 B	CS2B	On Chip Interrupt Vectors
(00)E000	(00)FEFF	7936 B		On-Chip ROM
(00)DF80	(00)DFBF	64 B		On-Chip RAM
(00)DF70	(00)DF7F	16 B		On-Chip Comm. Registers
(00)DF50	(00)DF6F	32 B		On-Chip Timer Registers
(00)DF40	(00)DF4F	16 B		On-Chip Control Registers
(00)DF20	(00)DF27	8 B		On-Chip IO Registers
(00)DF00	(00)DF07	8 B		On-Chip IO Registers
(00)0000	(00)01FF	512 B		On-Chip RAM
(00)DFO0	0xDFFF	64 B	CS1B	External Chip Select 1 (P71)
(00)DF00	0xDF1F	32 B	CS0B	External Chip Select 0 (P70) See Note 4

Extended Decode (GAL)




Schematic	Schematic1		Create at	2026-01-15
Board	Board1		Update at	2026-01-16
Drawn	Reviewed	Page	Overview	
				W65C265S AV v0.10
				Version Size Page 1 Total 9
			V1.0 A4	EasyEDA.com

MCU (AV)







Schematic	Schematic1		Create at	2026-01-15
			Update at	2026-01-19
Board	Board1		Page	MCU AV
Drawn				
Reviewed			W65C265S AV v0.10	
			Version Size Page 2 Total 9	
 EasyEDA		V1.0	A4	EasyEDA.com



Schematic	Schematic1		Create at	2026-01-15
Board	Board1		Update at	2026-01-15
Drawn			Page	Interconnect
Reviewed				
	Version	Size	Page 3 Total 9	
EasyEDA		V1.0	A4	EasyEDA.com


POWER



Schematic	Schematic1		Create at	2026-01-15
Board	Board1		Update at	2026-01-15
Drawn			Page	Power
Reviewed				
			Version	Size
			V1.0	A4
			Page 4 Total 9	
 EasyEDA		EasyEDA.com		

CLOCKS


AV



Schematic	Schematic1			Create at	2026-01-15
				Update at	2026-01-19
Board	Board1			Page	Clocks
Drawn					
Reviewed				W65C265S AV v0.10	
			Version	Size	Page 5 Total 9
	EasyEDA		V1.0	A4	EasyEDA.com

EXPANSION


AV XBus265



Used:


P50:56 - 1602 LCD
P51 - Available

P62 - PS2KBD DATA
P64 - PS2KBD CLK
P66 - RXD3
P67 - TXD3



Schematic	Schematic1			Create at	2026-01-15
Board	Board1			Update at	2026-01-19
Drawn				Page	Expansion
Reviewed				W65C265S AV v0.10	
	Version	Size	Page 6 Total 9		
 EasyEDA		V1.0	A4	EasyEDA.com	

USB SERIAL, PS/2 KEYBOARD








Schematic	Schematic1			Create at	2026-01-15
Board	Board1			Update at	2026-01-19
Drawn				Page	Serial
Reviewed				W65C265S AV v0.10	
				Version	Size
				Page 7 Total 9	
		V1.0	A4	EasyEDA.com	

Sound

Tone Generators



Programmable Sound Generators



Schematic	Schematic1			Create at	2026-01-15		
Board	Board1			Update at	2026-01-19		
Drawn				Page	Sound		
Reviewed				W65C265S AV v0.10			
	Version	Size	Page 8 Total 9				
	V1.0	A4	EasyEDA.com				

VGA 320x240 x1Byte

RRRGGBB

VGA Signal 320 x 240 @ 60 Hz

General timing
Screen refresh rate 60 Hz
Vertical refresh 31.46875 kHz
Pixel freq. 12.5875 MHz

Horizontal timing (line)

Polarity of horizontal sync pulse is negative.
Scanning part/Pixel time [μs]

Visible area 320x12.711
Front porch 80.318 320 101000000
Sync pulse 481.907 328 101001000
Back porch 240.955 376 101110000
Whole line 400.589 400 110010000




Vertical timing (frame)
Polarity of vertical sync pulse is negative.
Frame part/Line time [ns]
Visible area 480x15.253
Front porch 100.318 480 0111100000
Sync pulse 20.064 490 0111101010
Back porch 331.049 492 011110100
Whole frame 52516.683 525 1000001101

320x240 x1Byte
-3bit Red
-3bit Green
-2bit Blue


I02_EN OR'd with MEMRI/MEMW# to generate VMEMOE# and VMEMEW#

C57B is C0:0000 to FF:FFFF
OE3B is E0:0000 to EF:0000
Video MRB/MWB are EA:0000 to EB:FFFF


DECODE



LOWER 64K (VID_0)




UIPPER 64K (VID_1)



Schematic	Schematic1		Create at	2026-01-15
Board	Board1		Update at	2026-01-19
Drawn			Page	VGA
W65C265S AV v0.10				
Reviewed			Version	Size
			Page 9	Total 9
			V1.0	A4
			EasyEDA.com	

VSYNC



HSYNC

