

TO DO

System Block Diagram

Conventions (e.g., naming)

To do:

- Triple-check decode logic for all ICs
- Pin1 markings on headers
- 10pF instead of 47/27pF on crystal circuits, along with 150 instead of 1.5k
- Cuttable connections or 0 ohm resistors for questionable tracks
- Rename both GAL's OEBs from generic to specific and verify throughout
- Triple-check decode ranges and enables
- Verify no components without LCSC equiv. part #
- Print to scale, test fit (especially TFT LCD & ZIFs)
- Review all status LEDs to confirm they are on good pins for showing status
- Verify fill on all layers & rebuild
- External transceivers and/or clock distribution ICs needed? (really long traces)
- Swap out YM2149 with AY-3-8913?
- Swap out VIAs with PLCC versions?

signals for secondary (audio-visual co-processor) MCU prefaced with "AV_"
tracks more likely needing bodge on bottom layer
horizontal tracks - Top, InnerLower
vertical tracks - InnerUpper

ISSUES

- supevisor requires a pull-up on line to '265
 - a more appropriate part # (low voltage value) for the monitor should be used

Memory Map, Native Decode

Extended Decode (GAL)

W65C265SXB Memory Map				
Start	End	Size	Chip Select	Description
(C0)	(FF)	4 MB	CS7B	USER MEMORY (FOR EXPANSION)
(40)	(BF)	8 MB	CS6B	USER MEMORY (FOR EXPANSION)
(00)	(3F)	4 MB	CS5B	MEMORY <i>See Note 2</i>
(00)E000	(00)FFFF	8192 B	CS4B	ROM MEMORY (<i>Note 1</i>)
(00)8000	(00)DEFF	24320 B		ROM MEMORY (<i>Note 1</i>)
(00)0200	(00)7FFF	32256	CS3B	Cache Memory <i>See Note 3</i>
(00)FF00	(00)FFFF	256 B	CS2B	On Chip Interrupt Vectors
(00)E000	(00)FEFF	7936 B		On-Chip ROM
(00)DF80	(00)DFBF	64 B		On-Chip RAM
(00)DF70	(00)DF7F	16 B		On-Chip Comm. Registers
(00)DF50	(00)DF6F	32 B		On-Chip Timer Registers
(00)DF40	(00)DF4F	16 B		On-Chip Control Registers
(00)DF20	(00)DF27	8 B		On-Chip IO Registers
(00)DF00	(00)DF07	8 B		On-Chip IO Registers
(00)0000	(00)01FF	512 B		On-Chip RAM
(00)DFC0	0xDFFF	64 B	CS1B	External Chip Select 1 (P71)
(00)DF00	0xDF1F	32 B	CS0B	External Chip Select 0 (P70) <i>See Note 4</i>

Note 1 - When on-chip 8K bytes of ROM are enabled:

- Addresses (00)E000-FFFF will not appear in CS4B chip select decode.
- On Chip addresses (00)DE00-DFFF never appear in CS4B or CS5B chip select decode

b.) On-Chip addresses (00)D1 00-D1 FF never appear in CS4B or CS5B chip select decode.

Note 2 - When on-chip ROM, CS3B and/or CS4B are enabled:

- CS5B decode is reduced by the addresses used by same.
- CS2B and CS1B address space never appears in CS3B, CS4B or CS5B decoded space.


b.) CS0B and CS1B address space never appears in CS2B, CS4B or CS5B decoded space.

Note 4 - CS0B is inactive when 00DF00-00DF07 are used for internal I/O register select (BCR0=0). When (BCR0=1) external memory bus is enabled CS0B is active for addresses 00DE00-00DEFF.


When (BCR0=1) external memory bus is enabled CS0B is active for addresses 00DF00-00DF1F.

Schematic	Schematic1		Create at	2026-01-24
			Update at	2026-02-21
Board	Board1		Page	Overview
Drawn		W65C265S AV v0.12		
Reviewed				
		Version	Size	Page 1 Total 9
 EasyEDA		V1.0	A4	EasyEDA.com

MCU (AV)







Schematic	Schematic1		Create at	2026-01-24
			Update at	2026-01-24
Board	Board1		Page	MCU AV
Drawn				
Reviewed			W65C265S AV v0.12	
		Version	Size	Page 2 Total 9
 EasyEDA		V1.0	A4	EasyEDA.com



Schematic	Schematic1		Create at	2026-01-24
Board	Board1		Update at	2026-01-24
Drawn			Page	Interconnect
Reviewed				
	W65C265S AV v0.12			
	Version	Size	Page 3 Total 9	
	V1.0	A4	EasyEDA.com	


POWER



Schematic	Schematic1		Create at	2026-01-24
Board	Board1		Update at	2026-02-20
Drawn			Page	Power
Reviewed				
	W65C265S AV v0.12			
	Version	Size	Page 4 Total 9	
	V1.0	A4	EasyEDA.com	


CLOCKS

AV



Schematic	Schematic1			Create at	2026-01-24
Board	Board1			Update at	2026-02-19
Drawn				Page	Clocks
Reviewed				W65C265S AV v0.12	
			Version	Size	Page 5 Total 9
EasyEDA		V1.0	A4	EasyEDA.com	


EXPANSION



Used:


P50:56 - 1602 LCD
P51 - Available

P62 - PS2KBD DATA
P64 - PS2KBD CLK
P66 - RXD3
P67 - TXD3



Schematic	Schematic1		Create at	2026-01-24
			Update at	2026-01-24
Board	Board1		Page	Expansion
Drawn				
Reviewed			W65C265S AV v0.12	
			Version	Size
			V1.0	A4
			Page 6 Total 9	
EasyEDA		EasyEDA.com		

USB SERIAL, PS/2 KEYBOARD




**PIB is using all
DSR & DTR lines.**





Schematic	Schematic1		Create at	2026-01-24
			Update at	2026-01-24
Board	Board1		Page	Serial
Drawn				
Reviewed			W65C265S AV v0.12	
			Page 7 Total 9	
 EasyEDA		V1.0	A4	EasyEDA.com

Sound

Tone Generators



Programmable Sound Generators



Schematic	Schematic1		Create at	2026-01-24
Board	Board1		Update at	2026-01-24
Drawn			Page	Sound
Reviewed				
	Version	Size		

W65C265S AV v0.12

VGA 320x240 x1 Byte

RRRGGBB

VGA Signal 320 x 240 @ 60 Hz
General timing
Screen refresh@60 Hz
Vertical refresh@31.46875 kHz
Pixel freq:12.5875 MHz

Horizontal timing (line)

Polarity of horizontal sync pulse is negative.

Scanline perPixelsTime [μs]

Visible area2012.711

Front porch0.318 320 101000000

Sync pulse0.481.907 328 101001000

Back porch240.953 376 101111000

Whole line40015.899 400 110010000

Vertical timing (frame)

Polarity of vertical sync pulse is negative.

Frame perLinesTime [ms]

Visible area8015.253

Front porch100.318 480 0111100000

Sync pulse20.064 490 0111101010

Back porch31.049 492 0111101100

Whole frame52516.683 525 1000001101

320x240 x1Byte

-3bit Red

-3bit Green

-2bit Blue


IO2_EN OR'd with MEMR#/MEMW# to generate VMEMOE# and VMEMEW#

CS7B is C0:0000 to FF:FFFF

OE3B is E0:0000 to EF:0000

Video MRB/MWB are EA:0000 to EB:FFFF

DECODE



VIDOUT_0_LO VIDOUT_0_HI VIDOUT_1_LO VIDOUT_1_HI

RAM_OE

GND NC 15

GND NC 15