

## TO DO

# System Block Diagram

# Conventions (e.g., naming)

To do:  
- Consolidate diode parts (three flavours of 1N4148 used)

- Consolidate diode parts (three)
- Adjust silkscreens:
  - shrink ziff socket safe space

adjust TFT space

- 10pF instead of 47/27pF on crystal circuits, along w/
- Verify no components without LCSC equiv. part #
- Verify fill on all layers & rebuild

- Verify I<sub>H</sub> on all layers & rebuild
- External transceivers and/or clock distribution ICs needed? (really long traces)

Signals for secondary (audio-visual co-processor) MCU prefaced with "AV\_"  
Tracks more likely needing bodging on bottom layer  
Horizontal tracks - Top, InnerLower  
Vertical tracks - InnerUpper

# Memory Map, Native Decode

W65C265SXB Memory Map				
Start	End	Size	Chip Select	Description
(C0)	(FF)	4 MB	CS7B	USER MEMORY (FOR EXPANSION)
(40)	(BF)	8 MB	CS6B	USER MEMORY (FOR EXPANSION)
(00)	(3F)	4 MB	CS5B	MEMORY <i>See Note 2</i>
(00)E000	(00)FFFF	8192 B	CS4B	ROM MEMORY ( <i>Note 1</i> )
(00)8000	(00)DEFF	24320 B		ROM MEMORY ( <i>Note 1</i> )
(00)0200	(00)7FFF	32256	CS3B	Cache Memory <i>See Note 3</i>
(00)FF00	(00)FFFF	256 B	CS2B	On Chip Interrupt Vectors
(00)E000	(00)FEFF	7936 B		On-Chip ROM
(00)DF80	(00)DFBF	64 B		On-Chip RAM
(00)DF70	(00)DF7F	16 B		On-Chip Comm. Registers
(00)DF50	(00)DF6F	32 B		On-Chip Timer Registers
(00)DF40	(00)DF4F	16 B		On-Chip Control Registers
(00)DF20	(00)DF27	8 B		On-Chip IO Registers
(00)DF00	(00)DF07	8 B		On-Chip IO Registers
(00)0000	(00)01FF	512 B		On-Chip RAM
(00)DFC0	0xFFFF	64 B	CS1B	External Chip Select 1 (P71)
(00)DF00	0xDF1F	32 B	CS0B	External Chip Select 0 (P70) <i>See Note 4</i>

Note 1 - When on-chip 8K bytes of ROM are enabled:

- a.) Addresses (00)E000-FFFF will not appear in CS4B chip select decode.
- b.) On-Chip addresses (00)DE00-DEFF never appear in CS4B or CS5B chip select decode.

b.) On Chip addresses (00)DF00-DFFF never appear in CS4B or CS5B chip select decode.

Note 2 - When on-chip ROM, CS3B and/or CS4B are enabled:  
a.) CS5B decode is reduced by the addresses used by same.

b.) CS0B and CS1B address space never appears in CS2B, CS4B or CS5B decoded space.


Note 3 - When SSCR2 is "0" (internal RAM), then CS3B is active for addresses (00)0200-7FFF. When SSCR2 is "1" (external RAM), then CS3B is active for addresses (00)0000-7FFF.

Note 4 - CS0B is inactive when 00DF00-00DF07 are used for internal I/O register select (BCR0=0). When (BCR0=1) external memory bus is enabled CS0B is active for addresses 00DF00-

When (BCR0=1) external memory bus is enabled CS0B is active for addresses 00D1-00DF1F.

# Extended Decode (GAL)

PRIMARY 65265



## Future Use



# Future Use

### Future Use

- IO3 (17)
- IO4 (18)
- IO5 (19)
- IO6 (20)

Schematic	Schematic1			Create at	2026-01-21
				Update at	2026-02-07
Board	Board1			Page	Overview
Drawn					
Reviewed				W65C265S Primary v0.11	
		Version	Size	Page 1 Total 10	
 EasyEDA		V1.0	A4	EasyEDA.com	

# MCU (Primary)



Schematic	Schematic1	Create at	2026-01-21
Board	Board1	Update at	2026-01-21
Drawn	Reviewed	Page	MCU Primary
W65C265S Primary v0.11			
Version	Size	Page 2 Total 10	
V1.0	A4	EasyEDA.com	



# MCU (AV)

## INTER-MCU

### Inter-MCU PIB Connections





P42_PIIB	R279	AV_P42_PIIB
P43_PIWEB_PIWRB	R278	AV_P43_PIWEB_PIWRB
P44_PICSB_PIRDB	R277	AV_P44_PICSB_PIRDB
P45_PIRSO	R276	AV_P45_PIRSO
P46_PIRSI	R275	AV_P46_PIRSI
P47_PIRS2	R274	AV_P47_PIRS2
P50_PID0	R217	AV_P50_PID0
P51_PID1	R218	AV_P51_PID1
P52_PID2	R219	AV_P52_PID2
P53_PID3	R222	AV_P53_PID3
P54_PID4	R220	AV_P54_PID4
P55_PID5	R223	AV_P55_PID5
P56_PID6	R221	AV_P56_PID6
P57_PID7	R224	AV_P57_PID7
P60_RXD0	R273	AV_RESET_IN

PIIB, master to slave  
PIWEB / PIWRB, slave to master  
PICSB / PIRDB, master to slave  
PIRS0, master to slave  
PIRS1, master to slave  
PIRS2, master to slave  
PID0, bi-directional  
PID1, bi-directional  
PID2, bi-directional  
PID3, bi-directional  
PID4, bi-directional  
PID5, bi-directional  
PID6, bi-directional  
PID7, bi-directional  
AV Reset, master to slave



Schematic	Schematic1		Create at	2026-01-21
Board	Board1		Update at	2026-01-21
Drawn			Page	Interconnect
Reviewed				
	W65C265S Primary v0.11			
	Version	Size	Page 3 Total 10	
	V1.0	A4	EasyEDA.com	

# POWER






Schematic	Schematic1		Create at	2026-01-21
Board	Board1		Update at	2026-01-21
Drawn			Page	Power
Reviewed			W65C265S Primary v0.11	
	Version	Size	Page 4 Total 10	
		V1.0	A4	EasyEDA.com

# CLOCKS

## PRIMARY


10 MHz Crystal option:  
QT49S-10.000MEEJ-T (Digikey)  
Change of crystal may require updates to oscillator resistors/caps.



Schematic	Schematic1		Create at	2026-01-21
			Update at	2026-02-04
Board	Board1		Page	Clocks
Drawn				
Reviewed			W65C265S Primary v0.11	
	Version	Size	Page 5 Total 10	
 EasyEDA		V1.0	A4	EasyEDA.com

# EXPANSION

## Primary XBus265




5V0  
C404  
100nF  
GND

5V0  
C413  
100nF  
GND

Used:

P50:56 - 1602 LCD  
P51 - Available


P62 - PS2KBD DATA  
P64 - PS2KBD CLK  
P66 - RXD3  
P67 - TXD3




Schematic	Schematic1			Create at	2026-01-21
Board	Board1			Update at	2026-01-21
Drawn				Page	Expansion
Reviewed				W65C265S Primary v0.11	
	Version	Size	Page 6 Total 10		
		V1.0	A4	EasyEDA.com	

# USB SERIAL, PS/2 KEYBOARD


**Primary**



**PS/2 Keyboard - Primary**




**PS/2 Auto-reset**



Schematic	Schematic1		Create at	2026-01-21
Board	Board1		Update at	2026-01-21
Drawn	W65C265S Primary v0.11			
Reviewed				
	Version	Size	Page 7 Total 10	
		V1.0	A4	EasyEDA.com


# LCD 1602




Schematic	Schematic1			Create at	2026-01-21
Board	Board1			Update at	2026-01-21
Drawn				Page	LCD_1602
Reviewed				W65C265S Primary v0.11	
	Version	Size	Page 8 Total 10		
 EasyEDA		V1.0	A4	EasyEDA.com	

# VIA

## PS/2 Keyboard, 1602 LCD




## TFT LCD (ILI)








C0:0000 to FF:FFFF CS7B  
1100:000000000000000000000000 to  
1111:11111111111111111111  
(range: top two bits are 11)  
1100: VIA0 C0:xxxx C0:0000 to C0:000F  
1101: VIA1 D0:xxxx D0:0000 to D0:000F  
1110: VIA2 E0:xxxx E0:0000 to E0:000F  
1111: VIA3 F0:xxxx F0:0000 to F0:000F

## SPI, Expansion




SPI CS:  
-0:RTC  
-1:SD Card Reader  
-2:  
-3:  
-4:



Schematic	Schematic1		Create at	2026-01-21
Board	Board1		Update at	2026-01-21
Drawn	W65C265S Primary v0.11			
Reviewed				
	Version	Size	Page 9 Total 10	
	V1.0	A4	EasyEDA.com	

# LCD - ILI

## Arduino-style header for DIYables TFT LCD



Schematic	Schematic1		Create at	2026-01-21
Board	Board1		Update at	2026-01-21
Drawn			Page	LCD_ILI
Reviewed	W65C265S Primary v0.11			
	Version	Size	Page 10 Total 10	
	V1.0	A4	EasyEDA.com	