

TO DO

- To do:
- Pin1 markings on headers
 - 10pF instead of 47/27pF on crystal circuits, along with 150 instead of 1.5k
 - Cutable connections or 0 ohm resistors for questionable tracks
 - Verify no VCC nets (should be 5V0)
 - Rename both GAL's OEBs from generic to specific and verify throughout
 - Triple-check decode ranges and enables
 - Verify no components without LCSC equiv. part #
 - Print to scale, test fit (especially TFT LCD & ZIFs)
 - Review all status LEDs to confirm they are on good pins for showing status
 - Verify fill on all layers & rebuild
 - External transceivers and/or clock distribution ICs needed? (really long traces)

System Block Diagram

Conventions (e.g., naming)

- Signals for secondary (audio-visual co-processor) MCU prefaced with "AV_"
- Tracks more likely needing bonding on bottom layer
- Horizontal tracks - Top, InnerLower
- Vertical tracks - InnerUpper

Memory Map, Native Decode

W65C265SX8 Memory Map				
Start	End	Size	Chip Select	Description
(C0)	(FF)	4 MB	CS7B	USER MEMORY (FOR EXPANSION)
(40)	(BF)	8 MB	CS6B	USER MEMORY (FOR EXPANSION)
(00)	(3F)	4 MB	CS5B	MEMORY See Note 2
(00)E000	(00)FFFF	8192 B	CS4B	ROM MEMORY (Note 1) ROM MEMORY (Note 1)
(00)8000	(00)DEFF	24320 B	CS4B	
(00)0200	(00)7FFF	32256	CS3B	Cache Memory See Note 3
(00)F000	(00)FFFF	256 B	CS2B	On Chip Interrupt Vectors
(00)E000	(00)FEFF	7936 B		On-Chip ROM
(00)DF80	(00)DFBF	64 B		On-Chip RAM
(00)DF70	(00)DF7F	16 B		On-Chip Comm. Registers
(00)DF50	(00)DF6F	32 B		On-Chip Timer Registers
(00)DF40	(00)DF4F	16 B		On-Chip Control Registers
(00)DF20	(00)DF27	8 B		On-Chip IO Registers
(00)DF00	(00)DF07	8 B		On-Chip IO Registers
(00)0000	(00)01FF	512 B		On-Chip RAM
(00)DFO0	0xFFFF	64 B	CS1B	External Chip Select 1 (P71)
(00)DF00	0xDF1F	32 B	CS0B	External Chip Select 0 (P70) See Note 4

Note 1 - When on-chip 8K bytes of ROM are enabled:
 a.) Addresses (00)E000-FFFF will not appear in CS4B chip select decode.
 b.) On Chip addresses (00)DF00-DFFF never appear in CS4B or CS5B chip select decode.

Note 2 - When on-chip ROM, CS3B and/or CS4B are enabled:
 a.) CS5B decode is reduced by the addresses used by same.
 b.) CS0B and CS1B address space never appears in CS2B, CS4B or CS5B decoded space.

Note 3 - When SSCR2 is "0" (internal RAM), then CS3B is active for addresses (00)0200-7FFF. When SSCR2 is "1" (external RAM), then CS3B is active for addresses (00)0000-7FFF.


Note 4 - CS0B is inactive when 00DF00-00DF07 are used for internal IO register select (BCR0=0). When (BCR0=1) external memory bus is enabled CS0B is active for addresses 00DF00-00DF1F.

Extended Decode (GAL)





Schematic	Schematic1		Create at	2026-01-05
Board	Board1		Update at	2026-01-05
Drawn			Page	Overview
Reviewed				
			W65C265S v0.12	
	Version	Size	Page 1 Total 12	
	V1.0	A4	EasyEDA.com	

MCU (Primary)



MCU (AV)



GAL22V10


INTER-MCU

Inter-MCU PIB Connections

P42_PIB	R245	AV IRQ7	PIB, master to slave interrupt (to IRQB)
IRQ7	R246	AV P42_PIB	PIB, slave to master interrupt (to IRQB)
P43_PIWEB_PIWRB	R247	AV P43_PIWEB_PIWRB	PIWEB / PIWRB, master to slave
P44_PICSB_PIRDB	R248	AV P44_PICSB_PIRDB	PICSB / PIRDB, master to slave
ADDR0	R249	AV P45_PIR50	PIR50, master to slave
ADDR1	R250	AV P46_PIR51	PIR51, master to slave
ADDR2	R251	AV P47_PIR52	PIR52, master to slave
P50_PID0	R252	AV P50_PID0	PID0, bi-directional
P51_PID1	R253	AV P51_PID1	PID1, bi-directional
P52_PID2	R254	AV P52_PID2	PID2, bi-directional
P53_PID3	R255	AV P53_PID3	PID3, bi-directional
P54_PID4	R256	AV P54_PID4	PID4, bi-directional
P55_PID5	R257	AV P55_PID5	PID5, bi-directional
P56_PID6	R258	AV P56_PID6	PID6, bi-directional
P57_PID7	R259	AV P57_PID7	PID7, bi-directional




Might want to go with a lighter pull-up, say 10k on IRQB.

DUAL-PORT STATIC RAM 2 KB




Schematic	Schematic1		Create at	2026-01-05
Board	Board1		Update at	2026-01-04
Drawn			Page	MCU AV
Reviewed				
			W65C265S v0.12	
	Version	Size	Page 3 Total 12	
	V1.0	A4	EasyEDA.com	

POWER



Schematic	Schematic1		Create at	2026-01-05
Board	Board1		Update at	2026-01-04
Drawn			Page	Power
Reviewed				
	Version	Size	Page 4 Total 12	
 EasyEDA		V1.0	A4	EasyEDA.com


CLOCKS



Schematic	Schematic1			Create at	2026-01-05
				Update at	2026-01-04
Board	Board1			Page	Clocks
Drawn		W65C265S v0.12			
Reviewed					
		Version	Size	Page 5 Total 12	
 EasyEDA		V1.0	A4	EasyEDA.com	

EXPANSION

Primary XBus265






Used:

P50:56 - 1602 LCD
P51 - Available

P62 - PS2KBD DATA
P64 - PS2KBD CLK
P66 - RXD3
P67 - TXD3



AV XBus265



Schematic	Schematic1			Create at	2026-01-05
Board	Board1			Update at	2026-01-04
Drawn				Page	Expansion
Reviewed					
	Version	Size	Page 6 Total 12		
EasyEDA		V1.0	A4	EasyEDA.com	


W65C265S v0.12

USB SERIAL, PS/2 KEYBOARD




Schematic	Schematic1			Create at	2026-01-05
Board	Board1			Update at	2026-01-05
Drawn				Page	Serial & PS2
Reviewed	W65C265S v0.12				
	Version	Size	Page 7 Total 12		
	V1.0	A4	EasyEDA.com		

LCD 1602




Schematic	Schematic1		Create at	2026-01-05
			Update at	2026-01-04
Board	Board1		Page	LCD_1602
Drawn				
Reviewed				
	W65C265S v0.12			
	Version	Size	Page 8 Total 12	
 EasyEDA		V1.0	A4	EasyEDA.com


VIA




TFT LCD (ILI)



C0:0000 to FF:FFFF CS7B
1100:00000000000000000000 to
1111:11111111111111111111
(range: top two bits are 11)
1100: VIA0 C0:xxxx C0:0000 to C0:000F
1101: VIA1 D0:xxxx D0:0000 to D0:000F
1110: VIA2 E0:xxxx E0:0000 to E0:000F
1111: VIA3 F0:xxxx F0:0000 to F0:000F




SPI CS:
-0:RTC
-1:?
-2:?
-3:?
-4:?




Schematic	Schematic1		Create at	2026-01-05
Board	Board1		Update at	2026-01-04
Drawn			Page	VIA
W65C265S v0.12				
Reviewed			Version	Size
			Page 9 Total 12	
			V1.0	A4
			EasyEDA.com	

LCD - ILI



Schematic	Schematic1		Create at	2026-01-05
			Update at	2026-01-04
Board	Board1		Page	LCD_ILI
Drawn				
Reviewed				
	W65C265S v0.12			
	Version	Size	Page 10 Total 12	
		V1.0	A4	EasyEDA.com

Sound



Schematic	Schematic1		Create at	2026-01-04
			Update at	2026-01-05
Board	Board1		Page	Sound
Drawn				
Reviewed			W65C265S v0.12	
	Version	Size	Page 11 Total 12	
 EasyEDA	V1.0	A4	EasyEDA.com	

VGA 320x240 x1Byte

RRRGGBB

VGA Signal 320 x 240 @ 60 Hz

General timing
Screen refresh rate 60 Hz
Vertical refresh 31.46875 kHz
Pixel freq 12.3875 MHz

Horizontal timing
Polarity of horizontal sync pulse is negative.
Scanline partPixelTime [μs]
Visible area320x240x7.11
Front porch103.318 320 101000000
Sync pulses41.907 328 101001000
Back porch30.318 378 100000000
Whole line4015.889 400 110100000

Vertical timing (frame)
Polarity of vertical sync pulse is negative.
Frame partLinesTime [ms]
Visible area320x240x0.03
Front porch103.318 480 0111100000
Sync pulses20.064 480 0111101010
Back porch33.049 480 0111101010
Whole line4015.683 480 1000001101

320x240 x1Byte

-3bit Red

-2bit Green


-2bit Blue

IO2_EN OR'd with MEMR/MEMRW# to generate VMEMOE# and VMEMEW#

C570 is C0:000 to FF:FFFF


C563 is E0:000 to EF:0000

Video MRB/MWB are EA:0000 to EB:FFFF



HSYNC

VSYNC



- To do:
- fill top / bottom layers with GND
- same with inner signal

VRAM

0x000000-0xFFFF

Video address (for enable)

A16=0

A18=0


A17=1

When A16=0, lower 64K (first two SRAMs)

When A16=1, upper 64K (last two SRAMs)


When A18=0, LO byte

When BHE (A10)=0, HI byte



LOWER 64K (VID_0)

UPPER 64K (VID_1)



Schematic	Schematic1	Create at	2026-01-05
Board	Board1	Update at	2026-01-04
Drawn		Page	VGA
Reviewed			
Version	Size	Page	Total 12
V1.0	A4		EasyEDA.com

W65C265S v0.12

EasyEDA