Hypervisor from Scratch in Linux

Mehul Varma

mehulvarma@tamu.edu Texas A&M University

KEYWORDS

Hypervisor, Virtualization, Virtual Machine

ACM Reference Format:

Mehul Varma and Reid O'Boyle. 2022. Hypervisor from Scratch in Linux. In *N/A*, *May 03*, *2022*, *College Station*, *TX*., ?? . https://doi.org/

1 INTRODUCTION

A hypervisor is software used to run virtual machines on a host. The hypervisor software isolates resources from the operating system for exclusive use on the virtual machine. The hypervisor is critical for the management, creation, and destruction of virtual machines. Hypervisors manage the resources it has available and distribute the resources to guests. Guests are users running a virtual machine on a hypervisor. Hypervisors use the idea of virtualization to run a second operating system concurrently with your system. Virtual machines give users the perception that they are running their own isolated machine. Hypervisors isolate virtual machines and the resources used from the underlying system. Virtual machines are useful for many reasons such as running a Linux operating system on Windows or vice versa. They are also useful in cloud computing because they can isolate portions of a server's operating system for a user based on a user's needs. This also allows for multiple users to utilize a virtual machine on the same server each having their own isolated resources.

In the next section, we will explain how we implemented virtualization and a hypervisor on a Linux system.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page.

, , © 2022 ACM ISBN ...\$ https://doi.org/ Reid O'Boyle

oboylere@tamu.edu Texas A&M University

2 BACKGROUND

There are a few virtualization terminologies that are used throughout the development.

- Virtual Machine Monitor (VMM): This is the hypervisor software itself. The VMM is the host for the guest software that intends to run on it. It acts as a host for them and has control over the processes and the platform hardware to initialize the guest software. To provide for the guest software, it abstracts the hardware as a virtual processor so it directly executes on a logical processor.
- Virtual Machine Extensions (VMX): This refers to Intel's instruction set that is used by the guest software to simultaneously share the x86 processor.
- VMX Root / VMX Non-root operation: The VMM runs using VMX root operations and the guest software that runs on VMM uses the VMX non-root operations. In the case when the guest software needs to perform any root operations, a VMX transaction takes place; this is similar to a system call in a user and kernel environment.
- VIRTUAL-MACHINE CONTROL STRUCTURE (VMCS): This is a structure in the memory that the processor uses to keep track of the different VMX transactions taking place. It stores the guest and host eip. VMCS is managed using the VMCS pointer which is part of the processor state.

Some Common Virtualization Instructions are as follows

- VMXON Enable VMX
- VMXOFF Disable VMX
- VMLAUNCH Start/enter VM
- VMRESUME Re-enter VM
- VMCLEAR Null out/reinitialize VMCS
- VMPTRLD Load the current VMCS
- VMPTRST Store the current VMCS
- VMREAD Read values from VMCS

- VMWRITE Write values to VMCS
- VMCALL Exit virtual machine to VMM
- VMFUNC Invoke a VM function in VMM without exiting guest operation

3 IMPLEMENTATION OF HYPERVISOR IN LINUX

In this section, we will summarize the steps we took to implement a hypervisor in Linux.

3.1 VMX Operation Flow

- To start the VMM we first have to execute the VMXON operation which enters the VMX mode. Once that is done, the VMM software is running.
- VMCLEAR is then used to clear existing guest's VMCS and make it ready for new guest software.
- To start guest software, VMLAUNCH and VMRE-SUME are used.
- VMWRITE is used to write the parameters of the new guest to the VMCS
- VMCALL is used to exit back to the VMM.
- To shut down the VMM, VMXOFF is used.




Figure 1: Interaction of a Virtual Machine and Guests, via Intel® 64 and IA-32 Architectures Software Developer's Manual: Volume 3 (https://www.intel.in/content/www/in/en/architecture-and-technology/64-ia-32-architectures-software-developer-system-programming-manual-325384.html).

3.2 Creating a Kernel Module

To begin, the hypervisor development includes a kernel module. At the bare bones, the hypervisor includes a c file that runs module_init() and module_exit(), and a

Makefile to build the project. module_init() and module_exit() handle the loading and unloading of the kernel module. To start we just create methods my_init() and my_exit() which will handle all the operations needed to start the hypervisor and shut it down when loading/unloading the kernel module. We then use module_init(my_init() to run my_init() during the kernel module initialization. Later on, we will use my_init() to execute all the steps in starting up the hypervisor. For now, we will just print "Hello world" and "Goodbye world" to show that our my_init() and my_exit() are run during the kernel module load and unload. This process is shown below.



Figure 2: Basic kernel Module Execution

3.3 Setting up VMXON

The first step the hypervisor does when creating a VM is to enter the VMXON operation. VMX (Virtual Machine Extensions) is the CPU flag that defines support for virtualization in the processor. Before running VMXON, we have to check if VMX is supported on the machine. This is done by running the cpuid assembly instruction. The cpuid [2] instruction returns data containing the details of the processor and what features it supports such as VMX. There are more steps before VMXON can be run. The first is setting the VMXE bit in control register # 4 The first step the hypervisor does when creating



Figure 3: Control Register 4 Bit 13(https://en.wikipedia.org/wiki/Control_register#CR4)

a VM is to enter the VMXON operation. VMX (Virtual Machine Extensions) is the CPU flag that defines support for virtualization in the processor. Before running VMXON, we have to check if VMX is supported on the machine. This is done by running the cpuid assembly instruction. The cpuid [2] instruction returns data containing the details of the processor and what features it supports such as VMX. There are more steps before VMXON can be run. The first is setting the VMXE bit

in control register 4 [3].

VMX can also be blocked by bits in the IA32_FEATURE CONTROL in the module-specific registers (MSR). Specifically, we have to set bits 0 and 2. Bit 0 is a lock bit that needs to be set for VMX, and bit 2 needs to be set for VMX operations outside safer mode extensions (SMX). To set these bits we check if bit 0,1,2 is equal to 101, and if not we set them manually. Next, certain bits in control registers 0 and 4 will cause VMX to fail if they are set to the undesired values. So we have to set/clear those bits based on their current status. Lastly, we need to allocate 4 Kb of memory used by the processor to support VMX operations. We will pass the address of this memory to VMXON when we call it. We use kzalloc() to allocate kernel memory for the regions and set the values to zero. We have to set the first 31 bits in this buffer to the virtual machine control structure (VMCS) revision identifier. Different processors use different revision identifiers to specify how the data is stored in the buffer. The revision identifier ensures that data in the VMCS region is read correctly. Now we are finally able to call VMXON and upon success, VMX is enabled.

3.4 Setting up VMCS

About VMCS

A separate VMCS can be used for each virtual machine by the VMM. For machines with multiple processors which map to multiple logical processors, multiple VMCS can be used for those processors. VMWRITE and VMREAD are used to interact with a VMCS.

There are various states to the VMCS which can be summarized using the state machine. In the state machine, a cleared active VMCS can launch a new VM using VMLAUNCH, which can be loaded, unloaded, or cleared. The following are functionalities of the different commands used in the state machine

- VMPTRLD Makes the VMCS Active and current.
- VMCLEAR Changes the state from current to non-current. This is used before every VMPTLDR to make previous current VMCS non-current.
- VMLAUNCH To launch the VMCS or VM defined by VMCS.
- VMRESUME Used to launch again the previously launched VMCS. Used to launch the VM which is exit (VMEXIT) due to some reason.




Figure 4: States of VMCS, via Intel® 64 and IA-32 Architectures Software Developer's Manual: Volume 3 (https://www.intel.in/content/www/in/en/architecture-and-technology/64-ia-32-architectures-software-developer-system-programming-manual-325384.html).

Implementation

To set up the VMCS, we allocate a 4kb aligned and zeroed out memory using kzalloc() similar to the previous section. The VMCS is formatted using the byte offsets shown in the image. We see that the first 30 bits are the VMCS revision identifier which is initialized using the vmcs_revision_id() function. The 31st bit is the shadow VMCS indicator. The next byte is the VMX instruction abort indicator which is written by a logical processor in the case that a VMX abort takes place. The 3rd byte onward is the VMCS data that actually has everything else in it.

Contents	
Bits 30:0: VMCS revision identifier	
Bit 31: shadow-VMCS indicator (see Section 24.10) VMX-abort indicator	
VMCS data (implementation-specific format)	

Figure 5: Byte offsets of VMCS, via Intel® 64 and IA-32 Architectures Software Developer's Manual: Volume 3 (https://www.intel.in/content/www/in/en/architecture-and-technology/64-ia-32-architectures-software-developer-system-programming-manual-325384.html).

VMCS data is setup using the VMPTRLD function which is defined in the figure from the Intel manual. After finally setting up the VMCS, the VMCS data can

VMPTRLD—Load Pointer to Virtual-Machine Control Structure

Opcode	Instruction	Description	
0F C7 /6	VMPTRLD m64	Loads the current VMCS pointer from memory.	

Description

Marks the current-VMCS pointer valid and loads it with the physical address in the instruction operand. The instruction falls if its operand is not properly aligned, sets unsupported physical-address bits, or is equal to the VMXON pointer. In addition, the instruction falls if the 32 bits in memory referenced by the operand do not match the VMCS revision identifier supported by this processor.¹

The operand of this instruction is always 64 bits and is always in memory.

Figure 6: The VMPTRLD function, via Intel® 64 and IA-32 Architectures Software Developer's Manual: Volume 3 (https://www.intel.in/content/www/in/en/architecture-and-technology/64-ia-32-architectures-software-developer-system-programming-manual-325384.html).

be initialized starting from the 3rd byte. The data is set up into 6 parts.

- 1 Guest-state area: This has the VMX transition information. It consists of the guest and host eip along with the Registers state for the next VM entry.
- 2 Host-state area: This is a buffer that consists of the state of the processor after the root operations have been executed and exited using the VMexit.
- 3 VM-exit control fields: This is the information on how to execute VMexit. VM Exit control fields consist of the 32-bit vector for performing VMexit. VM-Exit Controls for MSRs have store count and store address for the MSR registers.
- 4 VM-execution control fields: This is the control for the processor behavior for the VMX non-root operation. Pin-based (asynchronous) controls, Processorbased (synchronous) controls, Exception bitmap, I/O bitmap addresses, Timestamp Counter offset, CR0/CR4 guest/host masks, CR3 targets, and MSR Bitmaps are initialized using MSR registers and field definitions.
- 5 VM-entry control fields: These are the fields to control the VM entries. Information includes what registers need to be loaded. VM entry controls include standard entry controls like the guest mode, debug controls and other Intel-specific registers. VM Entry controls for MSR include the MSR load count and the load address. VM Entry Controls for Even Injection allows for interrupts, traps, and exceptions to the guest VM.
- 6 VM-exit information fields: These are the fields that control the VMexit. Mainly used to store debugging information.

3.5 Setting up Host and Guest State

The first thing we will set up is the host state. The host handles the hardware for the guests running on the virtual machine. When a VM is exited, it returns back to the host state. The state of the processor is saved into the guest state when the VM exits and loaded from the guest state when the VM starts up. When the VM exits, the processor state is loaded from the host state. We have to set up the appropriate methods in our code to load/save the guest and host state. When the hypervisor starts up, we will load control registers, selector fields, base-address fields, and module-specific registers. Lastly, we need to save the stack pointer and instruction pointer to the host state, but we won't do that until we are ready to launch the guest state. This ensures that we return to the state of the stack just before the guest was launched. The guest state is split into the register and non-register states. The register state holds the processor state from registers similar to those in the host state. The non-register state holds information that characterizes the guest state but is not held in processor registers. The guest register state holds the control register, selector fields, base-address fields, stack pointer, instruction pointer, debug register, access rights, and module-specific registers. The control register and most of the fields are copied directly from the host state. For the non-register state, we only set the necessary components in our hypervisor. This includes the activity state, preemption timer, VMCS link pointer, guest interrupt status, and PML index. The activity state describes whether the guest state is executing instruction normally (active) or not executing instructions (inactive). The guest state can be inactive because it executed a halt instruction (state 1), incurred a fault or serious error (state 2), or it is waiting for the startup IPI to tell it where to start (state 3). The preemption timer is used to invoke VMEXIT based on the timer value. This can be saved in the guest state using the preemption timer value. The VMCS link pointer is used the save the address that VMWRITE/VMREAD use to access the VMCS. The PML index holds the index of the next value in the page modification log (PML). The PML holds logging information pertaining to writes

to guest physical memory. After launching the guest VM, the guest stack pointer corresponds to a buffer for that guest. The instruction pointer corresponds to the instructions specified inside the guest_code() method. Upon exit, the guest saves its state and deallocates all the memory used to store its state.

4 RESULTS

In the first figure you can see the printed debug statements from the startup and shutdown of the hypervisor. You can see that it first checks for VMX support which was explained in 3.3. The hypervisor runs functions to check for support for VMX. After that, the VMX operation that consists of the setup for VMXON and calling for the VMXON is executed. This is explained in section 3.4 which includes the details on setup for the VMXON. This is followed by the setup and allocation for VMCS which is done according to the details specified in section 3.4. Lastly, the guest state is setup in the steps laid out in section 3.5. You can then see the message that the guest software is running. The guest software calls a cpuid assembly operation which causes the exit reason 10 to be CPUID which is caused when "Guest software attempted to execute CPUID". After that a message is shown to notify the user that the VM successfully launched. The following lines show the shutdown operations after module is unloaded. The VMXON and VMCS regions are deallocated and VMXOFF closes the hypervisor.

```
| 1865.181658| WMX support present! CONTINUING | 1865.181655| WMX Operation succeeded! CONTINUING | 1865.181655| WMX Operation succeeded! CONTINUING | 1865.181655| WMX Operation succeeded! CONTINUING | 1865.181656| This is the Guest Software Running | 1865.181656| This is the Guest Software Running | 1865.181656| WMX with reason is 10! | 1865.181656| WMX with reason is 10! | 1865.181656| WMX Succeeded! CONTINUING | 1865.181656| WMX Succeeded! CONTINUING | 1865.181656| WMX Succeeded! CONTINUING | 1865.181656| Freeing allocated wrose region! | 1865.181656| Freeing allocated wrose region! | 1865.181656| Freeing allocated wrose region! | 1865.181673| Successfully freed allocated wrose region! | 1865.181673| Successfully freed allocated wrose region! | 1865.181673| Successfully freed allocated wrose region! | 1865.181673| Initicall init, module=0x0/0x1090| [protovirt] returned with disabled interrupts | 1865.181673| Initicall init, module=0x0/0x1090| [protovirt] returned with disabled interrupts | 1865.181673| Initicall init, module=0x0/0x1090| [protovirt] returned with disabled interrupts | 1865.181673| Initicall init, module=0x0/0x1090| [protovirt] returned with disabled interrupts | 1865.181673| Initicall init, module=0x0/0x1090| [protovirt] returned with disabled interrupts | 1865.181673| Initicall init, module=0x0/0x1090| [protovirt] returned with disabled interrupts | 1865.181673| Initicall init, module=0x0/0x1090| [protovirt] returned with disabled interrupts | 1865.181673| [protovirt(PDE+) hidp thunderbotts and usb audio snd_usbmid_lib retwork at MARINING (PDE-) And The Initial Running and Initia
```

The second picture shows the change in registers and instruction pointer when going back from the Guest software to our VMM. The switch happens when various syscalls are performed. The trace ends when this has concluded.

Because we could not get support for arguments to guest_code() to work, we decided to show the use of the hypervisor by running fibonacci. We implemented a simple for loop to run calcuate fibonacci numbers up to 10 using c code in the guest_code() function. The results of the output are shown in the second figure below.

```
| 1895, 191144 | GR2: 00005549b65e6b8B CR3: 000000030defe004 CR4: 00000000003726e0 | |
| 1895, 191184 | ATASKS | 7 kmm, cache, alloc, trace+0x37c/0x440 |
| 1895, 191185 | 7 kmm, cache, alloc, trace+0x37c/0x440 |
| 1895, 191185 | 7 kmm, cache, alloc, trace+0x37c/0x440 |
| 1895, 191186 | 0 kmm, cache, alloc, trace+0x37c/0x440 |
| 1895, 191186 | 0 kmm, cache, alloc, trace+0x37c/0x440 |
| 1895, 191186 | 0 kmm, cache, alloc, trace+0x37c/0x440 |
| 1895, 191186 | 0 kmm, cache, alloc, trace+0x37c/0x440 |
| 1895, 191187 | 7 kmm, cache, alloc, trace+0x37c/0x40 |
| 1895, 191187 | 7 kmm, cache, alloc, trace+0x37c/0x40 |
| 1895, 191187 | 7 kmm, cache, alloc, trace+0x37c/0x50 |
| 1895, 191187 | 7 kmm, cache, alloc, trace+0x37c/0x50 |
| 1895, 191187 | 7 kmm, cache, alloc, trace+0x37c/0x50 |
| 1895, 191187 | 7 kmm, cache, alloc, trace+0x37c/0x50 |
| 1895, 191187 | 7 kmm, cache, alloc, trace+0x37c/0x50 |
| 1895, 191187 | 7 kmm, cache, alloc, trace+0x37c/0x50 |
| 1895, 191187 | 7 kmm, cache, alloc, trace+0x37c/0x50 |
| 1895, 191187 | 7 kmm, cache, alloc, trace+0x37c/0x50 |
| 1895, 191187 | 7 kmm, cache, alloc, trace+0x37c/0x50 |
| 1895, 191187 | 7 kmm, cache, alloc, trace+0x37c/0x50 |
| 1895, 191187 | 7 kmm, cache, alloc, trace+0x37c/0x50 |
| 1895, 191187 | 7 kmm, cache, alloc, trace+0x37c/0x50 |
| 1895, 191187 | 7 kmm, cache, alloc, all
                                                                 0000139
```

Figure 7: Running Fibonacci in Hypervisor

```
protovirt: module license 'GPL V3' taints kernel.
Disabling lock debugging due to kernel taint
VMX support present! CONTINUING
                      VMX Operation succeeded! CONTINUING
                     VMCS Allocation succeeded! CONTINUING
Initializing of control fields to the most basic settings succeeded! CONTINUING
This is the Guest Software Running
                     Here are 10 Fibonacci number
                     1:
                     1;
2;
3;
5;
8;
13;
                     21;
34;
Guest Finishing
                     VM exit reason is 31!
VMLAUNCH succeeded! CONTINUING
Successfully freed allocated vmxon region!
Freeing allocated vmcs region!
Successfully freed allocated vmcs region!
VMXOFF Operation succeeded! CONTINUING
```

5 CONCLUSION

In this project we were able to successfully implement a hypervisor in a Linux system that can run specified code given from the user. We started out by giving readers a quick explanation on what a hypervisor is and how it is used to run virtual machines. We laid out the terminology and explained each part and how it relates to our implementation. Next we showed how to set up a basic kernel module in linux and how it can be used to start a hypervisor. We then explained the steps taken to setup the project before starting a VMXON operation. We then explained the Virtual Machine Control Structure and how to add it to the project. Next, we explained the registers and data needed for the guest and host state and how to implement them in the project. Lastly, we show the results from a quick startup and shutdown of our hypervisor and prove that it runs the guest code given.

We tried to support arguments for the guest function so we can increase functionality, but the extended inline assembly code needed support for some standard library files that wouldn't work on the current implementation of the VMM created. The *stdio.h* would have been used to support custom registers which would help print and extract the register values transferred from the VMM. It was also difficult to test register functionality of register operations as it would cause the program and the OS that our machine was running on to completely become unresponsive. In future works, we would implement this as well as I/O support to make our hypervisor more competitive with those used in industry.

6 CITATIONS

- 1 http://linasm.sourceforge.net/docs/instructions/vmx.php#:~:text=VM%20extension%20allows
- 2 https://en.wikipedia.org/wiki/CPUID
- 3 https://en.wikipedia.org/wiki/Control_register#CR4
- 4 https://www.intel.com/content/www/us/en/developer/articles/technical/intel-sdm.html
- 5 https://nixhacker.com/developing-hypervisior-from-scratch-part-1/