


Timing anomaly under random NNZ removal: Naive CSR vs Intel MKL
Both implementations are affected — the anomaly is algorithmic, not implementation-specific

Naive CSR SpMV (n=460)
302 (66%) anomalous



Intel MKL SpMV (n=460)
174 (38%) anomalous

