

CPU and CLK



File: Sheet1.kicad\_sch

ZTURN and 3.3V




File: Sheet5.kicad\_sch

Bus Adapter CPLD



File: Sheet3.kicad\_sch

Data Bus Buffer









File: Sheet2.kicad\_sch

CPU Connector




File: Sheet4.kicad\_sch









Default option 3V3 oscillator  
(Remark: oscillator is not used with Z-turn)





NC  
It could be necessary to terminate PCLK for clock stability (place close to 060)



- H1 MountingHole
- H2 MountingHole
- H3 MountingHole
- H4 MountingHole
- H5 MountingHole
- H6 MountingHole
- H7 MountingHole
- H8 MountingHole







```
PS_MIO0 -> IPL0 (not connected in v01, v02)
PS_MIO8 -> nBR_ARM (not connected in v01)
           PS_MIO8 is ARM OUT only
PS_MIO9 -> IPL1 (not connected in v01, v02???)
PS_MIO12 -> IPL2 (not connected in v01)
PS_MIO13 -> RESET_CPLD (not connected in v01,
           reset output from ARM to CPLD)
```

