

Lab 2 Prelab

1. Read this lab manual. In addition, read Free Range VHDL Chapters 5, 6, and 7: pages 51–68, 71–86. Describe the provided `dffg.vhd` in terms of edge sensitivity and reset type (active low/high and synchronous/asynchronous).

`dffg.vhd` is active when `i_RST` is high. It is asynchronous when resetting to 0 and synchronous when writing.