

HI-506A, HI-507A, HI-508A, HI-509A

16-Channel, 8-Channel, Differential 8-Channel and Differential 4-Channel, CMOS Analog MUXs with Active Overvoltage Protection

FN3143 Rev.6.00 October 30, 2007

The HI-506A, HI-507A, HI-508A and HI-509A are analog multiplexers with active overvoltage protection. Analog input levels may greatly exceed either power supply without damaging the device or disturbing the signal path of other channels. Active protection circuitry assures that signal fidelity is maintained even under fault conditions that would destroy other multiplexers. Analog inputs can withstand constant 70V_{P-P} levels with ±15V supplies. Digital inputs will also sustain continuous faults up to 4V greater than either supply. In addition, signal sources are protected from short circuiting should multiplexer supply loss occur. Each input presents $1k\Omega$ of resistance under this condition. These features make the HI-506A, HI-507A, HI-508A and HI-509A ideal for use in systems where the analog inputs originate from external equipment, or separately powered circuitry. All devices are fabricated with 44V dielectrically isolated CMOS technology. The HI-506A is a single 16-channel multiplexer, the HI-507A is an 8-channel differential multiplexer, the HI-508A is a single 8-channel multiplexer and the HI-509A is a differential 4-channel multiplexer. If input overvoltage protection is not needed the HI-506/507/508/509 multiplexers are recommended. For further information see Application Note AN520.

Features

•	Analog Overvoltage
•	No Channel Interaction During Overvoltage
•	Maximum Power Supply
•	Fail Safe with Power Loss (No Latch-Up)
•	Break-Before-Make Switching
•	Analog Signal Range
•	Access Time500ns
•	Power Dissipation

Applications

· Data Acquisition Systems

Pb-Free Available (RoHS Compliant)

- · Industrial Controls
- Telemetry

Ordering Information


PART NUMBER	PART MARKING	TEMP. RANGE (°C)	PACKAGE	PKG. DWG. #
HI1-0506A-2	HI1-506A-2	-55 to +125	28 Ld CERDIP	F28.6
HI1-0506A-5	HI1-506A-5	0 to +75	28 Ld CERDIP	F28.6
HI1-0506A-8	HI1-506A-8	-55 to +125 + 160 Hour Burn-In	28 Ld CERDIP	F28.6
HI3-0506A-5	HI3-506A-5	0 to +75	28 Ld PDIP	E28.6
HI3-0506A-5Z (Note 1)	HI3-506A-5Z	0 to +75	28 Ld PDIP (Note 2) (Pb-free)	E28.6
HI3-0507A-5	HI3-507A-5	0 to +75	28 Ld PDIP	E28.6
HI3-0507A-5Z (Note 1)	HI3-507A-5Z	0 to +75	28 Ld PDIP (Note 2) (Pb-free)	E28.6
HI1-0508A-8	HI1-508A-8	-55 to +125 + 160 Hour Burn-In	16 Ld CERDIP	F16.3
HI3-0508A-5	HI3-508A-5	0 to +75	16 Ld PDIP	E16.3
HI3-0508A-5Z (Note 1)	HI3-508A-5Z	0 to +75	16 Ld PDIP (Note 2) (Pb-free)	E16.3
HI1-0509A-2	HI1-509A-2	-55 to +125	16 Ld CERDIP	F16.3
HI1-0509A-5	HI1-509A-5	0 to +75	16 Ld CERDIP	F16.3
HI1-0509A-8	HI1-509A-8	-55 to +125 + 160 Hour Burn-In	16 Ld CERDIP	F16.3
HI3-0509A-5	HI3-509A-5	0 to +75	16 Ld PDIP	E16.3
HI3-0509A-5Z (Note 1)	HI3-509A-5Z	0 to +75	16 Ld PDIP (Note 2) (Pb-free)	E16.3

NOTES:


- These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte
 tin plate PLUS ANNEAL e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations.
 Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC
 J STD-020.
- 2. Pb-free PDIPs can be used for through hole wave solder processing only. They are not intended for use in Reflow solder processing applications.

Pinouts


HI-506A (CERDIP, PDIP) TOP VIEW




HI-507A (PDIP) TOP VIEW



HI-508A (CERDIP, PDIP) TOP VIEW



HI-509A (CERDIP, PDIP) TOP VIEW



Truth Tables

HI-506A

A ₃	A ₂	A ₁	A ₀	EN	"ON" CHANNEL
Х	Х	Х	Х	L	None
L	L	L	L	Н	1
L	L	L	Н	Н	2
L	L	Н	L	Н	3
L	L	Н	Н	Н	4
L	Н	L	L	Н	5
L	Н	L	Н	Н	6
L	Н	Н	L	Н	7
L	Н	Н	Н	Н	8
Н	L	L	L	Н	9
Н	L	L	Н	Н	10
Н	L	Н	L	Н	11
Н	L	Н	Н	Н	12
Н	Н	L	L	Н	13
Н	Н	L	Н	Н	14
Н	Н	Н	L	Н	15
Н	Н	Н	Н	Н	16

HI-508A

A ₂	A ₁	A ₀	EN	"ON" CHANNEL
Х	Х	Х	L	None
L	L	L	Н	1
L	L	Н	Н	2
L	Н	L	Н	3
L	Н	Н	Н	4
Н	L	L	Н	5
Н	L	Н	Н	6
Н	Н	L	Н	7
Н	Н	Н	Н	8

HI-509A


A ₁	A ₀	EN	"ON" CHANNEL PAIR
Х	Х	L	None
L	L	Н	1
L	Н	Н	2
Н	L	Н	3
Н	Н	Н	4


HI-507A

A ₂	A ₁	A ₀	EN	"ON" CHANNEL PAIR
Х	Х	Х	L	None
L	L	L	Н	1
L	L	Н	Н	2
L	Н	L	Н	3
L	Н	Н	Н	4
Н	L	L	Н	5
Н	L	Н	Н	6
Н	Н	L	Н	7
Н	Н	Н	Н	8


Functional Diagrams

HI-506A






HI-508A




HI-509A




RENESAS

Schematic Diagrams

ADDRESS INPUT BUFFER AND LEVEL SHIFTER




ADDRESS DECODER



Schematic Diagrams (Continued)

MULTIPLEX SWITCH



Absolute Maximum Ratings	Thermal Information	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Thermal Resistance (Typical, Note 3) θ _{JA} (° 28 Ld CERDIP Package. 5 16 Ld CERDIP Package. 7 28 Ld PDIP Package 6 16 Ld PDIP Package 9 Maximum Junction Temperature	5 18 5 22 0 N/A 0 N/A
Peak Current, IN or OUT, Pulsed 1ms, 10% Duty Cycle (Max) 40mA	CERDIP PackagesPDIP Packages	+150°C
Operating Conditions	Pb-free reflow profile	
Temperature Ranges HI-506A/507A/508A/509A-2, -8	http://www.intersil.com/pbfree/Pb-FreeReflow.a	asp

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTE:

3. $\theta_{\mbox{\scriptsize JA}}$ is measured with the component mounted on an evaluation PC board in free air.

			-2, -8		-5				
PARAMETER	TEST CONDITIONS	TEMP (°C)	MIN (Note 12)	TYP	MAX (Note 12)	MIN (Note 12)	TYP	MAX (Note 12)	UNITS
DYNAMIC CHARACTERISTICS									
Access Time, t _A	Note 4	25	-	0.5	-	-	0.5	-	μS
		Full	-	-	1.0	-	-	1.0	μS
Break-Before-Make Delay, t _{OPEN}	Note 4	25	25	80	-	25	80	-	ns
Enable Delay (ON), t _{ON(EN)}	Note 4	25	-	300	500	-	300	-	ns
		Full	-	-	1000	-	-	1000	ns
Enable Delay (OFF), t _{OFF(EN)}	Note 4	25	-	300	500	-	300	-	ns
		Full	-	-	1000	-	-	1000	ns
Settling Time, t _S									
HI-506A and HI-507A	To 0.1%	25	-	1.2	-	-	1.2	-	μS
	To 0.01%	25	-	3.5	-	-	3.5	-	μS
HI-508A and HI-509A	To 0.1%	25	-	1.2	-	-	1.2	-	μS
	To 0.01%	25	-	3.5	-	-	3.5	-	μS
Off Isolation	Note 9	25	-	68	-	-	68	-	dB
Channel Input Capacitance, C _{S(OFF)}		25	-	10	-	-	10	-	pF
Channel Output Capacitance, C _{D(OFF)}									
HI-506A		25	-	52	-	-	52	-	pF
HI-507A		25	-	30	-	-	30	-	pF
HI-508A		25	-	25	-	-	25	-	pF
HI-509A		25	-	12	-	-	12	-	pF
Digital Input Capacitance, C _A		25	-	10	-	-	10	-	pF
Input to Output Capacitance, C _{DS(OFF)}		25	-	0.1	-	-	0.1	-	pF
DIGITAL INPUT CHARACTERISTICS	·		•	•					
Input Low Threshold, TTL Drive, V _{AL}	Note 4	Full	-	-	0.8	-	-	0.8	V
Input High Threshold, V _{AH} (Note 11)	Note 4	Full	4.0	-	-	4.0	-	-	٧

Electrical Specifications Supplies = +15V, -15V; V_{REF} Pin = Open; V_{AH} (Logic Level High) = 4V; V_{AL} (Logic Level Low) = 0.8V, Unless Otherwise Specified. For Test Conditions, Consult Test Circuits Section. **(Continued)**

			-2, -8		-5				
PARAMETER	TEST CONDITIONS	TEMP (°C)	MIN (Note 12)	ТҮР	MAX (Note 12)	MIN (Note 12)	TYP	MAX (Note 12)	UNITS
Input Leakage Current (High or Low), IA	Notes 4, 8	Full	-	-	1.0	-	-	1.0	μΑ
MOS Drive, V _{AL} , HI-506A/HI-507A	V _{REF} = +10V	25	-	-	0.8	-	-	0.8	V
MOS Drive, V _{AH} , HI-506A/HI-507A	V _{REF} = +10V	25	6.0	-	-	6.0	-	-	V
ANALOG CHANNEL CHARACTERISTICS								11	
Analog Signal Range, V _{IN}	Note 4	Full	-15	-	+15	-15	-	+15	٧
On Resistance, r _{ON}	Notes 4, 5	25	-	1.2	1.5	-	1.5	1.8	kΩ
		Full	-	1.5	1.8	-	1.8	2.0	kΩ
Off Input Leakage Current, I _{S(OFF)}	Notes 4, 6	25	-	0.03	-	-	0.03	-	nA
		Full	-	-	50	-	-	50	nA
Off Output Leakage Current, I _{D(OFF)}	Notes 4, 6	25	-	0.1	-	-	0.1	-	nA
HI-506A		Full	-	-	300	-	-	300	nA
HI-507A		Full	-	-	200	-	-	200	nA
HI-508A		Full	-	-	200	-	-	200	nA
HI-509A		Full	-	-	100	-	-	100	nA
I _{D(OFF)} With Input Overvoltage Applied	Note 7	25	-	4.0	-	-	4.0	-	nA
		Full	-	-	2.0	-	-	-	μА
On Channel Leakage Current, I _{D(ON)}	Notes 4, 6	25	-	0.1	-	-	0.1	-	nA
HI-506A		Full	-	-	300	-	-	300	nA
HI-507A		Full	-	-	200	-	-	200	nA
HI-508A		Full	-	-	200	-	-	200	nA
HI-509A		Full	-	-	100	-	-	100	nA
Differential Off Output Leakage Current, I _{DIFF} , (HI-507A, HI-509A Only)		Full	-	-	50	-	-	50	nA
POWER SUPPLY CHARACTERISTICS	ı	I .		1	I.	I.	1	L	
Current, I+	Notes 4, 10	Full	-	0.5	2.0	-	0.5	2.0	mA
Current, I-	Notes 4, 10	Full	-	0.02	1.0	-	0.02	1.0	mA
Power Dissipation, P _D		Full	-	7.5	-	-	7.5	-	mW

NOTES:

- 4. 100% tested for Dash 8. Leakage currents not tested at -55°C.
- 5. $V_{OUT} = \pm 10V$, $I_{OUT} = +100 \mu A$.
- 6. 10nA is the practical lower limit for high speed measurement in the production test environment.
- 7. Analog Overvoltage = ± 33 V.
- 8. Digital input leakage is primarily due to the clamp diodes (see Schematic). Typical leakage is less than 1nA at +25°C.
- 9. V_{EN} = 0.8V, R_L = 1k, C_L = 15pF, V_S = $7V_{RMS}$, f = 100kHz.
- 10. V_{EN} , $V_A = 0V$ or 4V.
- 11. To drive from DTL/TTL Circuits, $1k\Omega$ pull-up resistors to +5V supply are recommended.
- 12. Parts are 100% tested at +25°C. Over-temperature limits established by characterization and are not production tested.

 T_A = +25°C, V_{SUPPLY} = ± 15 V, V_{AH} = 4V, V_{AL} = 0.8V, V_{REF} = Open, Unless Otherwise Specified





FIGURE 1A. TEST CIRCUIT







FIGURE 1B. ON RESISTANCE vs ANALOG INPUT VOLTAGE

FIGURE 1C. NORMALIZED ON RESISTANCE vs SUPPLY VOLTAGE

FIGURE 1. ON RESISTANCE




EN OUT OUT | DIO(OFF)

FIGURE 2A. LEAKAGE CURRENT vs TEMPERATURE

FIGURE 2B. I_{D(OFF)} TEST CIRCUIT (NOTE 13)

 T_A = +25°C, V_{SUPPLY} = ± 15 V, V_{AH} = 4V, V_{AL} = 0.8V, V_{REF} = Open, Unless Otherwise Specified $\,$ (Continued)







FIGURE 2C. I_{S(OFF)} TEST CIRCUIT (NOTE 13)

FIGURE 2D. $I_{D(On)}$ TEST CIRCUIT (NOTE 13)

NOTE:

13. Two measurements per channel: $\pm 10V$ and $\overline{+}10V$. (Two measurements per device for $I_{D(OFF)} \pm 10V$ and $\overline{+}10V$.)

FIGURE 2. LEAKAGE CURRENTS







FIGURE 3A. ANALOG INPUT OVERVOLTAGE CHARACTERISTICS

FIGURE 3B. TEST CIRCUIT

FIGURE 3. ANALOG INPUT OVERVOLTAGE CHARACTERISTICS







FIGURE 4A. ON CHANNEL CURRENT vs VOLTAGE

FIGURE 4B. TEST CIRCUIT

FIGURE 4. ON CHANNEL CURRENT

 T_A = +25°C, V_{SUPPLY} = ±15V, V_{AH} = 4V, V_{AL} = 0.8V, V_{REF} = Open, Unless Otherwise Specified **(Continued)**








FIGURE 5A. SUPPLY CURRENT vs TOGGLE FREQUENCY


†Similar connection for HI-507A/HI-508A/HI-509A

FIGURE 5B. TEST CIRCUIT

FIGURE 5. DYNAMIC SUPPLY CURRENT







†Similar connection for HI-507A/HI-580A/HI-509A FIGURE 6B. TEST CIRCUIT




FIGURE 6C. MEASUREMENT POINTS

V_A INPUT 2V/DIV.

S₁ ON


OUTPUT 5V/DIV.


200ns/DIV.

FIGURE 6D. WAVEFORMS

FIGURE 6. ACCESS TIME

 T_A = +25°C, V_{SUPPLY} = ± 15 V, V_{AH} = 4V, V_{AL} = 0.8V, V_{REF} = Open, Unless Otherwise Specified $\,$ (Continued)





†Similar connection for HI-507A/HI-508A/HI-509A

FIGURE 7A. TEST CIRCUIT

FIGURE 7B. MEASUREMENT POINTS





FIGURE 7C. WAVEFORMS
FIGURE 7. BREAK-BEFORE-MAKE DELAY

 T_A = +25°C, V_{SUPPLY} = ± 15 V, V_{AH} = 4V, V_{AL} = 0.8V, V_{REF} = Open, Unless Otherwise Specified $\,$ (Continued)






FIGURE 8A. TEST CIRCUIT




FIGURE 8B. MEASUREMENT POINTS




FIGURE 8C. WAVEFORMS
FIGURE 8. ENABLE DELAYS

Die Characteristics

DIE DIMENSIONS:

159 mils x 83.9 mils

METALLIZATION:

Type: CuAl

Thickness: 16kÅ ±2kÅ

SUBSTRATE POTENTIAL (NOTE):

-V_{SUPPLY}

PASSIVATION:

Silox: 12kÅ ±2kÅ Nitride: 3.5kÅ ±1kÅ **WORST CASE CURRENT DENSITY:**

 $1.4 \times 10^5 \text{ A/cm}^2$

TRANSISTOR COUNT:


485


PROCESS:

CMOS-DI

NOTE: The substrate appears resistive to the $-V_{SUPPLY}$ terminal, therefore it may be left floating (Insulating Die Mount) or it may be mounted on a conductor at $-V_{SUPPLY}$ potential.

Metallization Mask Layouts





Die Characteristics

DIE DIMENSIONS:

WORST CASE CURRENT DENSITY:

 $1.4 \times 10^5 \text{ A/cm}^2$

108 mils x 83 mils **METALLIZATION:**

TRANSISTOR COUNT:

Type: CuAl

253

Thickness: 16kÅ ±2kÅ

PROCESS:

SUBSTRATE POTENTIAL (NOTE):

CMOS-DI

-V_{SUPPLY}

PASSIVATION:


Silox: 12kÅ ±2kÅ Nitride: 3.5kÅ ±1kÅ


NOTE: The substrate appears resistive to the -V_{SUPPLY} terminal, therefore it may be left floating (Insulating Die Mount) or it may be mounted on a conductor at -V_{SUPPLY} potential.

Metallization Mask Layouts


HI-508A

HI-509A





Ceramic Dual-In-Line Frit Seal Packages (CERDIP)



NOTES:


- Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark.
- The maximum limits of lead dimensions b and c or M shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied.
- 3. Dimensions b1 and c1 apply to lead base metal only. Dimension M applies to lead plating and finish thickness.
- Corner leads (1, N, N/2, and N/2+1) may be configured with a partial lead paddle. For this configuration dimension b3 replaces dimension b2.
- 5. This dimension allows for off-center lid, meniscus, and glass overrun
- 6. Dimension Q shall be measured from the seating plane to the base plane.
- 7. Measure dimension S1 at all four corners.
- 8. N is the maximum number of terminal positions.
- 9. Dimensioning and tolerancing per ANSI Y14.5M 1982.
- 10. Controlling dimension: INCH.

F28.6 MIL-STD-1835 GDIP1-T28 (D-10, CONFIGURATION A) 28 LEAD CERAMIC DUAL-IN-LINE FRIT SEAL PACKAGE

	INC	HES	MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	-	0.232	-	5.92	-
b	0.014	0.026	0.36	0.66	2
b1	0.014	0.023	0.36	0.58	3
b2	0.045	0.065	1.14	1.65	-
b3	0.023	0.045	0.58	1.14	4
С	0.008	0.018	0.20	0.46	2
c1	0.008	0.015	0.20	0.38	3
D	-	1.490	-	37.85	5
Е	0.500	0.610	12.70	15.49	5
е	0.100	BSC	2.54	-	
eA	0.600	BSC	15.24	-	
eA/2	0.300	BSC	7.62	BSC	-
L	0.125	0.200	3.18	5.08	-
Q	0.015	0.060	0.38	1.52	6
S1	0.005	-	0.13	-	7
α	90°	105 ⁰	90°	105 ⁰	-
aaa	-	0.015	-	0.38	-
bbb	-	0.030	-	0.76	-
ccc	-	0.010	-	0.25	-
М	-	0.0015	-	0.038	2, 3
N	2	8	2	8	8

Rev. 0 4/94

Dual-In-Line Plastic Packages (PDIP)



NOTES:


- Controlling Dimensions: INCH. In case of conflict between English and Metric dimensions, the inch dimensions control.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- 3. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95.
- 4. Dimensions A, A1 and L are measured with the package seated in JEDEC seating plane gauge GS-3.
- D, D1, and E1 dimensions do not include mold flash or protrusions.
 Mold flash or protrusions shall not exceed 0.010 inch (0.25mm).
- E and eA are measured with the leads constrained to be perpendicular to datum -C-.
- 7. e_B and e_C are measured at the lead tips with the leads unconstrained. e_C must be zero or greater.
- 8. B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.010 inch (0.25mm).
- 9. N is the maximum number of terminal positions.
- Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1 dimension of 0.030 - 0.045 inch (0.76 - 1.14mm).

E28.6 (JEDEC MS-011-AB ISSUE B)
28 LEAD DUAL-IN-LINE PLASTIC PACKAGE

	INC	HES	MILLIM	ETERS	
SYMBOL	MIN MAX		MIN	MAX	NOTES
Α	-	0.250	-	6.35	4
A1	0.015	-	0.39	-	4
A2	0.125	0.195	3.18	4.95	-
В	0.014	0.022	0.356	0.558	-
B1	0.030	0.070	0.77	1.77	8
С	0.008	0.015	0.204	0.381	-
D	1.380	1.565	35.1	39.7	5
D1	0.005	-	0.13	-	5
Е	0.600	0.625	15.24	15.87	6
E1	0.485	0.580	12.32	14.73	5
е	0.100	BSC	2.54 BSC		-
e _A	0.600	BSC	15.24 BSC		6
e _B	-	0.700	-	17.78	7
L	0.115	0.200	2.93	5.08	4
N	2	8	28		9

Rev. 1 12/00

Ceramic Dual-In-Line Frit Seal Packages (CERDIP)



NOTES:


- Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark.
- The maximum limits of lead dimensions b and c or M shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied.
- Dimensions b1 and c1 apply to lead base metal only. Dimension M applies to lead plating and finish thickness.
- Corner leads (1, N, N/2, and N/2+1) may be configured with a partial lead paddle. For this configuration dimension b3 replaces dimension b2.
- 5. This dimension allows for off-center lid, meniscus, and glass
- 6. Dimension Q shall be measured from the seating plane to the base plane.
- 7. Measure dimension S1 at all four corners.
- 8. N is the maximum number of terminal positions.
- 9. Dimensioning and tolerancing per ANSI Y14.5M 1982.
- 10. Controlling dimension: INCH.

F16.3 MIL-STD-1835 GDIP1-T16 (D-2, CONFIGURATION A) 16 LEAD CERAMIC DUAL-IN-LINE FRIT SEAL PACKAGE

	INC	HES	MILLIM		
SYMBOL	MIN MAX		MIN	MAX	NOTES
Α	-	0.200	-	5.08	-
b	0.014	0.026	0.36	0.66	2
b1	0.014	0.023	0.36	0.58	3
b2	0.045	0.065	1.14	1.65	-
b3	0.023	0.045	0.58	1.14	4
С	0.008	0.018	0.20	0.46	2
c1	0.008	0.015	0.20	0.38	3
D	-	0.840	-	21.34	5
E	0.220	0.310	5.59	7.87	5
е	0.100	BSC	2.54	-	
eA	0.300	BSC	7.62	-	
eA/2	0.150	BSC	3.81	BSC	-
L	0.125	0.200	3.18	5.08	-
Q	0.015	0.060	0.38	1.52	6
S1	0.005	-	0.13	-	7
α	90°	105 ⁰	90°	105 ⁰	-
aaa	-	0.015	-	0.38	-
bbb	-	0.030	-	0.76	-
ccc	-	0.010	-	0.25	-
М	-	0.0015	-	0.038	2, 3
N	1	6	1	6	8

Rev. 0 4/94

Dual-In-Line Plastic Packages (PDIP)



NOTES:

- Controlling Dimensions: INCH. In case of conflict between English and Metric dimensions, the inch dimensions control.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95.
- Dimensions A, A1 and L are measured with the package seated in JE-DEC seating plane gauge GS-3.
- D, D1, and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch (0.25mm).
- E and e_A are measured with the leads constrained to be perpendicular to datum -C-.
- 7. e_B and e_C are measured at the lead tips with the leads unconstrained. e_C must be zero or greater.
- B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.010 inch (0.25mm).
- 9. N is the maximum number of terminal positions.
- Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3,
 E42.6 will have a B1 dimension of 0.030 0.045 inch (0.76 1.14mm).

E16.3 (JEDEC MS-001-BB ISSUE D)
16 LEAD DUAL-IN-LINE PLASTIC PACKAGE

	INCHES		MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	-	0.210	-	5.33	4
A1	0.015	-	0.39	-	4
A2	0.115	0.195	2.93	4.95	-
В	0.014	0.022	0.356	0.558	-
B1	0.045	0.070	1.15	1.77	8, 10
С	0.008	0.014	0.204	0.355	-
D	0.735	0.775	18.66	19.68	5
D1	0.005	-	0.13	-	5
Е	0.300	0.325	7.62	8.25	6
E1	0.240	0.280	6.10	7.11	5
е	0.100 BSC		2.54 BSC		-
e _A	0.300 BSC		7.62 BSC		6
e _B	-	0.430	-	10.92	7
L	0.115	0.150	2.93	3.81	4
N	16		16		9

Rev. 0 12/93

© Copyright Intersil Americas LLC 2003-2007. All Rights Reserved.

All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

