
32K X 8 BIT HIGH SPEED CMOS SRAM

FEATURES

- Fast access time: 8/10/12/15 ns (max.)
- Low operating power consumption: 80 mA (typical)
- Single 5V power supply
- All inputs and outputs TTL compatible
- Fully static operation
- Three state outputs
- Package: 28-pin 300 mil skinny PDIP 28-pin 300 mil SOJ 28-pin 330 mil SOP 28-pin 8x13.4mm TSOP-I

FUNCTIONAL BLOCK DIAGRAM



PIN DESCRIPTION

SYMBOL	DESCRIPTION
A0 - A14	Address Inputs
I/O1 - I/O8	Data Inputs/Outputs
CE#	Chip Enable Inputs
WE#	Write Enable Inputs
OE#	Output Enable Inputs
V_{CC}	Power Supply
V_{SS}	Ground


GENERAL DESCRIPTION


The UT61256 is a 262,144-bit high-speed CMOS static random access memory organized as 32,768 words by 8 bits. It is fabricated using high performance, high reliability CMOS technology.

The UT61256 is designed for high-speed system applications. It is particularly suited for use in high-density high-speed system applications.

The UT61256 operates from a single 5V power supply and all inputs and outputs are fully TTL compatible.

PIN CONFIGURATION





UTRON TECHNOLOGY INC.

Sep.,2000

1F, No. 11, R&D Rd. II, Science-Based Industrial Park, Hsinchu, Taiwan, R. O. C. TEL: 886-3-5777882 FAX: 886-3-5777919

UT61256 32K X 8 BIT HIGH SPEED CMOS SRAM

ABSOLUTE MAXIMUM RATINGS*

PARAMETER	SYMBOL	RATING	UNIT
Terminal Voltage with Respect to Vss	VTERM	-0.5 to +6.5	V
Operating Temperature	TA	0 to +70	$^{\circ}\mathbb{C}$
Storage Temperature	Tstg	-65 to +150	$^{\circ}\mathbb{C}$
Power Dissipation	Pb	1	W
DC Output Current	lout	50	mA
Soldering Temperature (under 10 sec)	Tsolder	260	$^{\circ}\!\mathbb{C}$

^{*}Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect device reliability.

TRUTH TABLE

MODE	CE#	OE#	WE#	I/O OPERATION	SUPPLY CURRENT
Standby	Н	Χ	Χ	High - Z	IsB,IsB1
Output Disable	L	Н	Н	High - Z	Icc
Read	L	L	Н	D оит	Icc
Write	L	Χ	L	DiN	Icc

Note: H = V_{IH}, L=V_{IL}, X = Don't care.

DC ELECTRICAL CHARACTERISTICS (Vcc = $5V^{\pm}$ 10%, Ta = 0° C to 70° C)

PARAMETER	SYMBOL	TEST CONDITION		MIN.	MAX.	UNIT
Input High Voltage	VIH			2.2	Vcc+0.5	V
Input Low Voltage	VIL			- 0.5	0.8	V
Input Leakage Current	lu	$V_{SS} \leq V_{IN} \leq V_{CC}$		- 1	1	μA
Output Leakage Current	ILO	Vss ≦V⊮o ≦Vcc		- 1	1	μA
		CE# = V _{IH} or OE# = V _{IH} or WE# = V _{II}				
Output High Voltage	Vон	I _{OH} = - 4mA		2.4	-	V
Output Low Voltage	Vol	I _{OL} = 8mA		•	0.4	V
Operating Power	Icc	$CE\# = V_{IL}, I_{I/O} = 0mA$	- 8	ı	190	mΑ
Supply Current		Cycle=Min.	- 10	-	180	mΑ
			- 12	-	160	mA
			- 15	-	140	mA
Standby Power	IsB	CE# = V _{IH}		-	30	mA
Supply Current	I _{SB1}	CE#≧Vcc-0.2V		-	5	mA

UTRON TECHNOLOGY INC.

1F, No. 11, R&D Rd. II, Science-Based Industrial Park, Hsinchu, Taiwan, R. O. C.

TEL: 886-3-5777882 FAX: 886-3-5777919

Sep.,2000

32K X 8 BIT HIGH SPEED CMOS SRAM

CAPACITANCE (TA=25°C, f=1.0MHz)

PARAMETER	SYMBOL	MIN.	MAX.	UNIT
Input Capacitance	Cin	-	8	pF
Input/Output Capacitance	C _{I/O}	-	10	pF

Note: These parameters are guaranteed by device characterization, but not production tested.

AC TEST CONDITIONS

Input Pulse Levels	0V to 3.0V
Input Rise and Fall Times	3ns
Input and Output Timing Reference Levels	1.5V
Output Load	$C_L=30pF$, $I_{OH}/I_{OL}=-4mA/8mA$

AC ELECTRICAL CHARACTERISTICS (Vcc = $5V^{\pm}$ 10%, TA = 0° C to 70° C)

(1) READ CYCLE

PARAMETER	SYMBOL	UT61	256-8	UT612	256-10	UT612	256-12	UT612	256-15	LIMIT
TANAMETER	STWIDOL	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	ONT
Read Cycle Time	t _{RC}	8	-	10	1	12	-	15	-	ns
Address Access Time	taa	-	8	-	10	-	12	-	15	ns
Chip Enable Access Time	tace	-	8	-	10	-	12	-	15	ns
Output Enable Access Time	toe	-	4	-	5	-	6	-	7	ns
Chip Enable to Output in Low Z	t _{CLZ*}	2	-	2	-	3	-	4	-	ns
Output Enable to Output in Low Z	t _{OLZ*}	0	-	0	-	0	-	0	-	ns
Chip Disable to Output in High Z	t _{CHZ*}	-	4	-	5	-	6	-	7	ns
Output Disable to Output in High Z	t _{OHZ*}	-	4	-	5	-	6	-	7	ns
Output Hold from Address Change	tон	3	-	3	-	3	-	3	-	ns

(2) WRITE CYCLE

PARAMETER	SYMBOL	UT61	256-8	UT612	256-10	UT612	256-12	UT612	256-15	UNIT
PARAMETER	STWIDOL	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNIT
Write Cycle Time	twc	8	-	10	-	12	-	15	-	ns
Address Valid to End of Write	t _{AW}	6.5	-	8	-	10	-	12	-	ns
Chip Enable to End of Write	t _{CW}	6.5	-	8	-	10	-	12	-	ns
Address Set-up Time	tas	0	-	0	-	0	-	0	-	ns
Write Pulse Width	twp	6.5	-	8	-	9	-	10	-	ns
Write Recovery Time	twR	0	-	0	-	0	-	0	-	ns
Data to Write Time Overlap	t _{DW}	5	-	6	-	7	-	8	-	ns
Data Hold from End of Write Time	t _{DH}	0	-	0	-	0	-	0	-	ns
Output Active from End of Write	t _{OW*}	1.5	-	2	-	3	-	4	-	ns
Write to Output in High Z	t _{WHZ*}	5		-	6	-	7	-	8	ns

^{*}These parameters are guaranteed by device characterization, but not production tested.

UTRON TECHNOLOGY INC.


Sep.,2000

1F, No. 11, R&D Rd. II, Science-Based Industrial Park, Hsinchu, Taiwan, R. O. C. TEL: 886-3-5777882 FAX: 886-3-5777919


UT61256 32K X 8 BIT HIGH SPEED CMOS SRAM

TIMING WAVEFORMS

READ CYCLE 1 (Address Controlled) (1,2,4)



READ CYCLE 2 (CE# and OE# Controlled) (1,3,5,6)




Notes:


- 1. WE# is HIGH for read cycle.
- 2. Device is continuously selected CE#= V_{IL} .
- 3. Address must be valid prior to or coincident with CE# transition; otherwise tAA is the limiting parameter.
- 4. OE# is LOW.
- 5. tclz, tclz, tchz and tchz are specified with CL = 5pF. Transition is measured \pm 500mV from steady state.
- 6. At any given temperature and voltage condition, tcHz is less than tcLz, toHz is less than toLz.

UT61256 32K X 8 BIT HIGH SPEED CMOS SRAM

32K X 8 BIT HIGH SPEED CIVIOS SKAN



WRITE CYCLE 2 (CE# Controlled) (1,2,5)



Notes:

- 1. WE# or CE# must be HIGH during all address transitions.
- 2. A write occurs during the overlap of a low CE# and a low WE#.
- 3. During a WE# controlled with write cycle with OE# LOW, twp must be greater than twnz+tpw to allow the drivers


turn off and data to be placed on the bus.


- 4. During this period, I/O pins are in the output state, and input singals must not be applied.
- 5. If the CE# LOW transition occurs simultaneously with or after WE# LOW transition, the outputs remain in a high impedance state.
- 6. t_{OW} and t_{WHZ} are specified with C_L = 5pF. Transition is measured \pm 500mV from steady state.

32K X 8 BIT HIGH SPEED CMOS SRAM

PACKAGE OUTLINE DIMENSION

28 pin 300 mil skinny PDIP PACKAGE OUTLINE DIMENSION






UNIT	MIN	NOR.	MAX
Α	-	-	0.210
A1	0.015	1	-
A2	0.125	0.130	0.135
D	1.385	1.390	1.400
E		0.310 BSC	
E1	0.283	0.288	0.293
L	0.115	0.130	0.150
eB	0.330	0.350	0.370
Θ°	0	7	15


Note:


1. JEDEC OUTLINE: N/A


32K X 8 BIT HIGH SPEED CMOS SRAM

28 pin 300 mil SOJ PACKAGE OUTLINE DIMENSION










UNIT	INCH(BASE)	MM(REF)
Α	0.148 (MAX)	3.759 (MAX)
A1	0.026(MIN)	0.660(MIN)
A2	0.100± 0.005	2.540± 0.127
В	0.018 (TYP)	0.457(TYP)
B1	0.028 (TYP)	0.711(TYP)
С	0.010 (TYP)	0.254 (TYP)
D	0.710 (TYP)	18.034 (TYP)
Е	0.335(TYP)	8.509(TYP)
E1	0.3 (TYP)	7.620(TYP)
е	0.050 (TYP)	1.270 (TYP)
L	0.087± 0.010	2.210± 0.254
S	0.030 (TYP)	0.762 (TYP)
Y	0.003(MAX)	0.076(MAX)

Note:

- 1. S/E/D DIM. NOT INCLUDEING MOLD FLASH.
- 2. THE END FLASH IN PACKAGE LENGTHWISE IS NOT MORE THE 10 MILS EACH SIDE.

UT61256 32K X 8 BIT HIGH SPEED CMOS SRAM


28 pin 330 mil SOP Package Outline Dimension



	UNIT	INCH(BASE)	MM(REF)
	Α	0.120 (MAX)	3.048 (MAX)
	A1	0.002(MIN)	0.05(MIN)
	A2	$0.098\pm\ 0.005$	2.489± 0.127
	b	0.016 (TYP)	0.406(TYP)
	С	0.010 (TYP)	0.254(TYP)
	D	0.728 (MAX)	18.491 (MAX)
۸	E	0.350 (MAX)	8.890 (MAX)
B	E1	$0.465\pm\ 0.012$	11.811± 0.305
	е	0.050 (TYP)	1.270(TYP)
\wedge	L	0.05 (MAX)	1.270 (MAX)
	L1	0.067 ± 0.008	1.702± 0.203
٨	S	0.047 (MAX)	1.194 (MAX)
E	у	0.003(MAX)	0.076(MAX)
	θ	$0^{\circ} \sim 10^{\circ}$	$0^{\circ} \sim 10^{\circ}$

32K X 8 BIT HIGH SPEED CMOS SRAM

28 pin 8x13.4mm TSOP-I Package Outline Dimension



Note:

E dimension is not including end flash The total of both sides' end flash is Not above 0.3mm.

UNIT	INCH(BASE)	MM(REF)
Α	0.047 (MAX)	1.20 (MAX)
A1	0.004± 0.002	0.10± 0.05
A2	0.039± 0.002	1.00± 0.05
b	0.006 (TYP)	0.15(TYP)
С	0.010 (TYP)	0.254(TYP)
Db	0.465± 0.004	11.80± 0.10
Е	0.315± 0.004	8.00± 0.10
е	0.022 (TYP)	0.55(TYP)
D	0.528± 0.008	13.40± 0.20
L	0.020± 0.004	0.50± 0.10
L1	0.0315± 0.004	0.80± 0.10
у	0.08(MAX)	0.003(MAX)
θ	0°∼5°	$0^{\circ}\sim5^{\circ}$
	A A1 A2 b c Db E e D L	A 0.047 (MAX) A1 0.004± 0.002 A2 0.039± 0.002 b 0.006 (TYP) c 0.010 (TYP) Db 0.465± 0.004 E 0.315± 0.004 e 0.022 (TYP) D 0.528± 0.008 L 0.020± 0.004 y 0.08(MAX)

32K X 8 BIT HIGH SPEED CMOS SRAM

ORDERING INFORMATION

PART NO.	ACCESS TIME	PACKAGE
	(ns)	
UT61256KC-15	15	28PIN SKINNY PDIP
UT61256SC-15	15	28PIN SOP
UT61256JC-8	8	28PIN SOJ
UT61256JC-12	12	28PIN SOJ
UT61256JC-15	15	28PIN SOJ
UT61256LS-8	8	28PIN TSOP-I
UT61256LS-12	12	28PIN TSOP-I
UT61256LS-15	15	28PIN TSOP-I

This datasheet has been downloaded from:

www. Data sheet Catalog.com

Datasheets for electronic components.