#### **80CH SEGMENT DRIVER FOR DOT MATRIX LCD** KS0063B

#### **INTRODUCTION**

The KSOO63B is a LCD driver LSI which is fabricated by low power CMOS technology. Basically this LSI consists of  $40\times2$  bit bidrectional shift register,  $40\times2$  bit data latch and  $40\times2$  bit LCD driver (refer to Fig 1). This LSI can be used segment driver.

### **FUNCTION**

- Dot matrix LCD driver with 80 channel output.
- Input/Output signal
- Output: 40×2channel waveform for LCD driving
  Input: Serial display data and control pulse from the controller LSI.
  - Bias voltage (V<sub>1</sub> V<sub>4</sub>)



- Display driving bias; static-1/5
- Power supply voltage; 2.7V ~ 5.5V
   Supply voltage for display: 0 ~ 5V(V<sub>EE</sub>)
- interface

driver (cascade connection)	controller
KS0065B, KS0063, Other KS0063B	KS0066/U

- CMOS Process
- I00QFP and bare chip available

#### **BLOCK DIAGRAM**




Fig. 1. KS0063 functional block diagram



### PIN CONFIGURATION




Fig. 2.100QFP Top View

### **PIN DESCRIPTION**

Vob (42)   Vob (42	I IN DEGOTAL TOTAL									
V <sub>SS</sub> (GND)(36)         Power         Operating Voltage         OV (GND)         Power           V <sub>E</sub> (31)         Negative Supply Voltage         For LCD driver circuit (- 5V)         Supply           V1, V2 (32,33)         Input (32,33)         I	PIN (NO.)	INPUT OUTPUT	NAME		DESCRIPTION	INTERFACE				
Vss(GND)(36)         Power         Negative Supply Voltage         OV (GND)         Power Supply           V1, V2 (32,33)         Input (32,33)         LCD driver output voltage level         Bias voltage level for LCD drive (Select level)         Power           V3, V4 (34,35)         Input Input (32,33)         Input (32,33)         LCD driver output voltage level         LCD driver (Nonselect level)         Power           S1 - S40         Output (31,33)         Input (32,33)         LCD driver	V <sub>DD</sub> (42)		Operating Voltage		For logical circuit (2.7V ~ 5.5V)					
Negative Supply Voltage   For LCD driver circuit (-5V)   Supply										
V1, V2	V <sub>SS</sub> (GND)(36)	Power			0V (GND)					
V1, V2	V <sub>EE</sub> (31)		Negat	tive Supply	For LCD driver circuit (- 5V)	Supply				
Output   O			V	oltage						
S1 - S40   Output   SHL1(38)   Input   Part 1   Data   Interface   Data   Input (44,45)   Output   SHL2 (39)   Input   Part 2   Data   Interface   Data	V1, V2	Input	LC	D driver	Bias voltage level for LCD drive (Select level)					
S1 - S40 Output  SHL1(38) Input Part 1 Data Interface  Data Interface  Data Input/output of shift register (part 1)  Controller or KS0063B  S41 - S80 Output  SHL2 (39) Input Part 2 Data Interface  Data Input/output of shift register (part 1)  Controller or KS0063B  Selection of the shift direction of shift register (part 1)  Controller or KS0063B  Selection of the shift direction of shift register  LCD driver output  Data Input/output of shift register (part 2)  Data Interface  Data Input/output of shift register (part 2)  Controller or KS0063  NC  CL1, CL2 Input CD driver output  Data shift/latch clock  CL2 : Data shift clock  NC  NC	(32,33)		output	voltage level		Power				
SHL1(38) Input Part 1 Data Interface Selection of the shift direction of shift register VDD or VSS  DL1, DR1 (44,45) Output S41 - S80 Output SHL2 (39) Input Part 2 Data Interface Interface Selection of the shift direction of shift register (part 1) Controller or KS0063B Selection of the shift direction of shift register VDD or VSS  DL2, DR2 (46,47) Output Selection of the shift direction of shift register VDD or VSS  DL2, DR2 (46,47) Output Selection of the shift direction of shift register (part 2) Controller or KS0063  M(48) Input Alternated signal for LCD driver output waveform to AC Controller CL1, CL2 (37,43) Data shift/latch clock CL2 : Data shift clock  NC No connection NC	V3, V4 (34,35)	Input			Bias voltage level for LCD drive (Nonselect level)					
SHL1(38) Input Part 1 Data Interface Selection of the shift direction of shift register VDD or VSS  DL1, DR1 (44,45) Output S41 - S80 Output SHL2 (39) Input Part 2 Data Interface Interface Selection of the shift direction of shift register (part 1) Controller or KS0063B Selection of the shift direction of shift register VDD or VSS  DL2, DR2 (46,47) Output Selection of the shift direction of shift register VDD or VSS  DL2, DR2 (46,47) Output Selection of the shift direction of shift register (part 2) Controller or KS0063  M(48) Input Alternated signal for LCD driver output waveform to AC Controller CL1, CL2 (37,43) Data shift/latch clock CL2 : Data shift clock  NC No connection NC										
DL1, DR1 (44,45) Output SHL2 (39) Input Data Input (Action of the shift register (part 1) Controller or KS0063B LCD Data Interface  DL2, DR2 (46,47) Output Input M(48) Input CLC D driver output Data Input CLC D driver output Input Output O	S1 - S40	Output		LCD driver	LCD driver output	LCD				
Cantroller or   Cantroller   Cantroller or   Cantroller or   Cantroller   Cantroller or   Cantroller   Cantro	SHL1(38)	Input			Selection of the shift direction of shift register	$V_{DD}$ or $V_{SS}$				
S41 - S80 Output SHL2 (39) Input Data Interface  Data Input(output of shift register (part 2) Controller or KS0063  M(48) Input Alternated signal for LCD driver output  CL1, CL2 Input (37,43) NC  LCD driver output  Data Input/output of shift register (part 2) Controller or KS0063  The alternating signal to convert LCD drive waveform to AC  CL1 : Data latch clock CL2 : Data shift clock No connection  NC					Data Input/output of shift register (part 1)					
SHL2 (39) Input Part 2 Data Interface Selection of the shift direction of shift register VDD or VSS  DL2, DR2 (46,47) Output Output Alternated signal for LCD driver output waveform to AC CL1, CL2 (37,43) Data shift/latch clock CL2: Data shift clock  NC No connection NC			I CD driver		LCD driver output					
(46,47)     Output     KS0063       M(48)     Input     Alternated signal for LCD drive vaveform to AC     The alternating signal to convert LCD drive vaveform to AC     Controller       CL1, CL2 (37,43)     Input     Data shift/latch clock CL2 : Data shift clock     CL2 : Data shift clock     NC       NC     No connection     NC			Part 2	Data	Selection of the shift direction of shift register	_				
LCD driver output waveform to AC Controller  CL1, CL2 Input (37,43) Data shift/latch clock CL2 : Data shift clock  NC No connection NC	,				Data Input/output of shift register (part 2)					
CL1, CL2 Input Data shift/latch clock CL1 : Data latch clock CL2 : Data shift clock  NC No connection NC	. ,		•	The alternating signal to convert LCD drive						
(37,43)         CL2 : Data shift clock           NC         No connection         NC		LCD driver output		er output	waveform to AC	Controller				
NC No connection NC	CL1, CL2	.1, CL2 Input Data shift/latch clock		ft/latch clock	CL1 : Data latch clock	1				
	(37,43)				CL2 : Data shift clock					
(40, 41, 49, 50)	NC		1		No connection	NC				
	(40, 41, 49, 50)									

### MAXIMUM ABSOLUTE LIMIT $(T_a=25$ °C)

Characteristic	Symbol	Value	Unit
Operating Voltage	$V_{DD}$	-0.3~+7.0	V
Driver Supply Voltage	V <sub>LCD</sub>	V <sub>DD</sub> -13.5~V <sub>DD</sub> +0.3	V
Input Voltage 1	V <sub>IN1</sub>	-0.3~V <sub>DD</sub> +0.3	V
Input Voltage 2 (V <sub>1~</sub> V <sub>4</sub> )	V <sub>IN2</sub>	V <sub>DD</sub> +0.3~V <sub>EE</sub> -0.3	V
Operating Temperature	T <sub>OPR</sub>	-30~+85	°C
Storage Temperature	T <sub>STG</sub>	-55~+125	°C

<sup>\*</sup> Voltage greater than above may damage to the circuit \*  $V_{EE}$  : connect a protection resistor (2200  $\pm 5\%)$ 

### **ELECTRICAL CHARACTERISTICS**

 $\textbf{DC CHARACTER} \underline{\textbf{ISTICS}} \ (V_{\text{DD}} = 2.7 \text{V} \sim 5.5 \text{V}, \ \ V_{\text{EE}} = 3 \sim 13 \text{V}, \ \ V_{\text{SS}} = 0 \text{V}, \ \ \text{Ta} = -30 \ \sim +85 \ \ ^{\circ}\text{C})$ 

Characteristic	Symbol	Test condition	Min	Max	Unit	Applicable pin
Operating Current	I <sub>DD</sub>	$f_{CL2} = 400KHz$	-	1	mA	$V_{DD}, V_{EE}$
Supply Current	I <sub>EE</sub>	$f_{CL1} = 1KHz$	-	10	μД	
Input High Voltage	$V_{IH}$	-	0.7V <sub>DD</sub>	$V_{DD}$	V	CL1, CL2,DL1,
Input Low Voltage	$V_{IL}$		0	0.3V <sub>DD</sub>		DL2, DR1, DR2,
Input Leakage Current	$I_{LKG}$	$V_{IN} = 0 \sim V_{DD}$	-5	5	μД	SHL1, SHL2, M
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -0.4mA	V <sub>DD</sub> -0.4	-		DL1, DL2,
Output Low Voltage	V <sub>OL</sub>	$I_{OL} = +0.4$ mA		0.4	V	DR1, DR2
Voltage Descending	$V_{D1}$	$I_{ON} = 0.1 \text{mA}$ for one of $S_1 - S_{80}$		1.1		$V(V_1-V_4)-S(S_1-S_{80})$
	$V_{D2}$	$I_{ON} = 0.05$ mA for each $S_1 - S_{80}$	-	1.5		
Leakage Current	l <sub>V</sub>	$V_{IN} = V_{DD} \sim V_{EE}$	-10	10	μA	V <sub>1</sub> - V <sub>4</sub>
		(Output $S_1 \sim S_{80}$ ; floating)				

### $\textbf{AC CHA} \\ \textbf{RACTERISTICS} \; (V_{DD} = 2.7 \\ V - 5.5 \\ V, \; V_{EE} = 3 \\ \sim 13 \\ V, \; V_{SS} = 0 \\ V, \; Ta = -30 \\ \sim +85 \quad ^{\circ}C)$

Characteristic Symbol		Test condition	Min	Max	Unit	Applicable pin		
Data Shift Frequency	$f_{CL}$	-	-	400	KHz	CL2		
Clock High Level Width	t <sub>WCKH</sub>	-	800	-		CL1, CL2		
Clock Low Level Width	t <sub>WCKL</sub>	-	800	-		CL2		
Clock Set-up Time	t <sub>SL</sub>	from CL2 to CL1	500	-		CL1,CL2		
	t <sub>LS</sub>	from CL1 to CL2	500	-	ns			
Clock Rise/Fall Time	t <sub>R</sub> /t <sub>F</sub>	-	-	200				
Data Set-up Time	t <sub>SU</sub>	-	300	-		DL1,DL2,DR1,DR2		
Data Hold Time	t <sub>DH</sub>	-	300	-		DL1,DL2,DR1,DR2		
Data Delay Time t <sub>D</sub>		C <sub>L</sub> = 15pF	-	500		DL1,DL2,DR1,DR2		

### **TIMING CHARACTERISTICS**






Fig. 3. AV characteristics


### **LCD OUTPUT WAVEFORMS**



### **APPLICATION CIRCUIT**



### **PAD DIAGRAM**



### **PAD LOCATION**

PAD	PAD PAD COORDINATE		DINATE	PAD	PAD	COORD   NATE		PAD	PAD	COORDINATE	
NUMBER	NAME	χ	γ	NUMBER	NAME	χ	γ	NUMBER	NAME	χ	Υ
1	S42	-1813	-1352	33	S74	1827	-812	65	S15	-188	1352
2	S43	-1688	-1352	34	S75	1827	-687	66	S14	-313	1352
3	S44	-1563	-1352	35	S76	1827	-562	67	S13	-438	1352
4	S45	-1438	-1352	36	S77	1827	-437	68	S12	-563	1352
5	S46	-1313	-1352	37	S78	1827	-312	69	S11	-688	1352
6	S47	-1188	-1352	38	S79	1827	-187	70	S10	-813	1352
7	S48	-1063	-1352	39	S80	1827	<b>-</b> 62	71	S9	-938	1352
8	S49	-938	-1352	40	S40	1827	63	72	S8	-1063	1352
9	S50	-813	-1352	41	S39	1827	188	73	S7	-1188	1352
10	S51	-688	-1352	42	S38	1827	313	74	S6	-1313	1352
11	S52	-563	-1352	43	S37	1827	438	75	S5	-1438	1352
12	S53	-438	-1352	44	S36	1827	563	76	S4	-1563	1352
13	S54	-313	-1352	45	S35	1827	688	77	S3	-1688	1352
14	S55	-1.88	-1352	46	S34	1827	813	78	S2	-1813	1352
15	S56	-63	-1352	47	S33	1827	938	79	S1	-1827	1087
16	S57	62	-1352	48	S32	1827	1063	80	VEE	-1827	962
17	S58	187	-1352	49	S31	1827	1352	81	V1	-1827	837
18	S59	312	-1352	50	S30	1687	1352	82	V2	-1827	71.2
1.9	S60	437	-1352	51	S29	1562	1352	83	V3	-1827	587
20	S61	562	-1352	5.2	S28	1437	1352	84	٧4	-1827	462
21	S62	687	-1352	5.3	S27	1312	1352	85	GND	-1827	31.3
22	S63	812	-1352	54	S26	1187	1352	86	CL 1	-1827	188
23	S64	937	-1352	55	S25	1062	1352	87	SHI 1	-1827	63
24	S65	1062	-1352	56	S24	937	1352	88	SHL2	-1827	-62
25	S66	1187	-1352	57	S23	812	1352	89	VDD	-1827	-187
26	S67	1312	-1352	58	S22	687	1352	90	CL 2	-1827	-312
27	S68	1437	-1352	59	S21	562	1352	91	DL1	-1827	-437
28	S69	1562	-1352	60	S20	437	1352	92	DR1	-1827	-562
29	S70	1687	-1352	61	S1.9	312	1352	93	DL2	-1827	-687
30	S71	1812	-1352	62	S1.8	187	1352	94	DR2	-1827	-812
31	S72	1827	-1062	63	S17	62	1352	95	М	-1827	-937
32	S73	1827	-937	64	S16	-63	1352	96	S41	-1827	-1086

# 100-QFP-1420C

