

HD74HC668, HD74HC669

Synchronous UP/Down Decade Counter Synchronous Up/Down 4-bit binary Counter

REJ03D0638-0200 (Previous ADE-205-520) Rev.2.00 Mar 30, 2006

Description

This synchronous presettable decade counter features an internal carry look-ahead for cascading in high-speed counting applications. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable inputs and internal gating. This mode of operation helps eliminate the output counting spikes that are normally associated with asynchronous (ripple-clock) counters.

A buffered clock input triggers the four master-slave flip-flops on the rising (positive going) edge of the clock waveform. This counter is fully programmable; that is, the outputs may each be preset to either level. The load input circuitry allows loading with the carry-enable output of cascaded counters. As loading is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the data inputs after the next clock pulse.

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two count enable inputs and a carry output. Both count enable inputs $(\overline{P} \text{ and } \overline{T})$ must be low to count. The direction of the count is determined by the level of the up/down input. when the input is high, the counter counts up; when low, it counts down. Input \overline{T} is fed forward to enable the carry output. The carry output thus enabled will produce a low-level output pulse with a duration approximately equal to the high portion of the Q_A output when counting up and approximately equal to the low portion of the Q_A output when counting down. This low level overflow carry pulse can be used to enable successive cascaded stages. Transitions at the enable \overline{P} or \overline{T} inputs are allowed regardless of the level of the clock input. All inputs are diode-clamped to minimize transission-line effects, thereby simplifying system design. This counter features a fully independent clock circuit. Changes at control inputs (enable \overline{P} , Enable \overline{T} , load, up/down) that will modify the operating mode have no effect until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) will be dictated solely by the conditions meeting the stable setup and hold times.

Features

• High Speed Operation

• High Output Current: Fanout of 10 LSTTL Loads

• Wide Operating Voltage: $V_{CC} = 2$ to 6 V

• Low Input Current: 1 μA max

• Low Quiescent Supply Current: I_{CC} (static) = 4 μ A max (Ta = 25°C)

• Ordering Information


Part Name	Package Type	Package Code (Previous Code)	Package Abbreviation	Taping Abbreviation (Quantity)
HD74HC669P	DILP-16 pin	PRDP0016AE-B (DP-16FV)	Р	_
HD74HC669FPEL	SOP-16 pin (JEITA)	PRSP0016DH-B (FP-16DAV)	FP	EL (2,000 pcs/reel)
HD74HC668RPEL HD74HC669RPEL	SOP-16 pin (JEDEC)	PRSP0016DG-A (FP-16DNV)	RP	EL (1,000 pcs/reel)

Note: Please consult the sales office for the above package availability.




Pin Arrangement

HD74HC668




HD74HC669




Logic Diagram

HD74HC668




HD74HC669




Timing Chart

HD74HC668



HD74HC669



Absolute Maximum Ratings

Item	Symbol	Ratings	Unit
Supply voltage range	V _{CC}	-0.5 to 7.0	V
Input / Output voltage	V_{IN}, V_{OUT}	–0.5 to V _{CC} +0.5	V
Input / Output diode current	I _{IK} , I _{OK}	±20	mA
Output current	I ₀	±25	mA
V _{CC} , GND current	I _{CC} or I _{GND}	±50	mA
Power dissipation	P _T	500	mW
Storage temperature	perature Tstg		°C

Note: The absolute maximum ratings are values, which must not individually be exceeded, and furthermore, no two of which may be realized at the same time.

Recommended Operating Conditions

Item	Symbol Ratings		Unit	Conditions
Supply voltage	V _{CC}	2 to 6	V	
Input / Output voltage	V_{IN}, V_{OUT}	0 to V _{CC}	V	
Operating temperature	Та	-40 to 85	°C	
		0 to 1000		V _{CC} = 2.0 V
Input rise / fall time*1	t_r, t_f	0 to 500	ns	$V_{CC} = 4.5 \text{ V}$
		0 to 400		V _{CC} = 6.0 V

Note: 1. This item guarantees maximum limit when one input switches.

Waveform: Refer to test circuit of switching characteristics.


Electrical Characteristics

			Ta = 25°C Ta = -40 to+85°C							
Item	Symbol	V _{CC} (V)	Min	Тур	Max	Min	Max	Unit	Test Con	nditions
Input voltage	V _{IH}	2.0	1.5	1	_	1.5	—	V		
		4.5	3.15	l	_	3.15	_			
		6.0	4.2	1	_	4.2	_			
	V_{IL}	2.0	-	1	0.5	_	0.5	V		
		4.5	-	-	1.35	_	1.35			
		6.0		1	1.8	_	1.8			
Output voltage	V _{OH}	2.0	1.9	2.0	_	1.9		V	$Vin = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -20 \mu A$
		4.5	4.4	4.5	_	4.4				
		6.0	5.9	6.0	_	5.9				
		4.5	4.18	l		4.13	}			$I_{OH} = -4 \text{ mA}$
		6.0	5.68	l		5.63	1			$I_{OH} = -5.2 \text{ mA}$
	V_{OL}	2.0		0.0	0.1		0.1	V	$Vin = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 20 \mu A$
		4.5		0.0	0.1	7	0.1			
		6.0	_	0.0	0.1	_	0.1			
		4.5	4		0.26	_	0.33			$I_{OL} = 4 \text{ mA}$
		6.0	1		0.26	_	0.33			$I_{OL} = 5.2 \text{ mA}$
Input current	lin	6.0	_	4	±0.1	_	±1.0	μΑ	$Vin = V_{CC} \text{ or } GN$	D
Quiescent supply	Icc	6.0	_		4.0	_	40	μΑ	$Vin = V_{CC} \text{ or } GN$	ID, $\overline{\text{lout}} = 0 \mu A$
current			4							


Switching Characteristics ($C_L = 50 \text{ pF}$, Input $t_r = t_f = 6 \text{ ns}$)


			Ta = 25°C Ta = -40 to +85°C						
Item	Symbol	V _{cc} (V)	Min	Тур	Max	Min	Max	Unit	Test Conditions
Maximum clock	f _{max}	2.0	_	_	5	_	4	MHz	
Frequency		4.5	_	_	27	_	21		
		6.0		_	32	_	25		
Propagation delay	t _{PLH}	2.0		_	200	_	250	ns	Clock to Ripple carry out
time	t _{PHL}	4.5		_	40	_	50		
		6.0		_	34	_	43		
	t _{PLH}	2.0		_	225	_	280	ns	Clock to Q
	t _{PHL}	4.5		_	45	_	56		
		6.0		_	38	_	48		
	t _{PLH}	2.0		_	150	_	190	ns	Enable T to Ripple carry out
	t _{PHL}	4.5		_	30	_	38		
		6.0		_	26	_	33		
	t _{PLH}	2.0		_	200	_	250	ns	U/D to Ripple carry out
	t _{PHL}	4.5		_	40	_	50		
		6.0		_	34	_	43		
Pulse width	t _w	2.0	80	_	_	100	4	ns	
		4.5	16	_	_	20			
		6.0	14	_	_	17			
Setup time	t _{su}	2.0	100	_	_	125	→	ns	Data to Clock
		4.5	20	_	_	25			
		6.0	17	_		21			
	t _{su}	2.0	150	_	1	190	2	ns	Enable P, T to Clock
		4.5	30	_	6	38			
		6.0	26		-	33	_		
	t _{su}	2.0	150		_	190	_	ns	Loadk to Clock
		4.5	30	<u></u>	4	38	_		
		6.0	26	_		33	_		
	t _{su}	2.0	150			190	_	ns	U/D to Clock
		4.5	30	7	_	38	_		
		6.0	26		_	33	_		
Hold time	t _h	2.0	5	_	_	5	_	ns	
		4.5	5	_	_	5	_		
		6.0	5	_	_	5	_		
Output rise/fall	t _{TLH}	2.0			75	_	95	ns	
time	t _{THL}	4.5	_	5	15	_	19		
		6.0		_	13	_	16		
Input capacitance	Cin	_	_	5	10	_	10	pF	


Test Circuit



Package Dimensions







Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

- Notes regarding these materials

 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.

 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

 The information described here may contain technical inaccuracies or typographical errors.

 Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to

- Home page (http://www.renesas.com).

 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resoluting from the information contained herein.

 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- use.

 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.

 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

 Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.

RENESAS SALES OFFICES

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc.450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd.10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510