
# LAB EXERCISE: DIGITAL INPUT/ OUTPUT AND GPIO

# **OVERVIEW**

In this lab, you will learn how to configure a General Purpose Input Output (GPIO) peripheral in a low-level (register-level) in practice.



Buttons 1-4




# **IMPLEMENTATION DETAILS**


### **HARDWARE**

# NUCLEO F401RE BOARD

The Nucleo F401RE board pin descriptions are shown below:




Connect the buttons according to the diagram on the left. Your buttons should pull the GPIO pin low.



Pin	mbed API
Button 1	PA_10
Button 2	PB_3
Button 3	PB_5
Button 4	PB_4
Red LED	PB_10
Green LED	PA_8
Blue LED	PA_9





Once the status of a switch is changed, a bit of the GPIO input register will be set. It will allow the program to know which button was pressed.



### **SOFTWARE**

### CONFIGURE THE GPIO PERIPHERAL

### **BIT OPERATIONS**

There are several ways how you can write to a register. It is very important to use the correct one to achieve the desired result. To illustrate this example, let's use a fictional register REG.

### **CLOCK**

Firstly, we have to turn on the clock signal to GPIOA, GPIOB, GPIOC and GPIOD ports. This is done by writing to the RCC AHB1 peripheral clock enable register (AHB1ENR).

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved Read/Write		CRCEN		Posoprod		GPIOIEN	GPIOHEN	GPIOGEN	GPIOFEN	GPIOEEN	GPIODEN	GPIOCEN	GPIOBEN	GPIOAEN	
Read/Write		rw		Reserved	rw	rw	rw	rw	rw	rw	rw	rw	rw			

For example, to turn on the clock signal to GPIOB, we need to write 0x02 to the RCC\_AHB1ENR register, or use shifting operation such as:

```
RCC_AHB1ENR \mid= 0x02; //turn on clock to PORTA Or RCC_AHB1ENR \mid= 0x01 << 2; //turn on clock to PORTA
```



# **GPIO REGISTERS**

Each GPIO port has 10 32bit registers to configure every pin.

### GPIO port mode register (GPIOx\_MODER)

These bits are written by software to configure the I/O direction mode

00: Input (reset state)

01: General purpose output mode

10: Alternate function mode

11: Analog mode

### GPIO port output type register (GPIOx\_TYPER)

These bits are written by software to configure the output type of the I/O port

0: Output push-pull (reset state)

1: Output open-drain

### • GPIO port output speed register (GPIOx\_OSPEEDR)

These bits are written by software to configure the I/O output speed

00: 2 MHz Low speed

01: 25 MHz Medium speed

10: 50 MHz Fast speed

11: 100 MHz High speed on 30pF

### GPIO port pull-up/pull-down register (GPIOx\_PUPDR)

These bits are written by software to configure the I/O pull-up or pull-down

00: No pull-up, pull-down

01: Pull-up

10: Pull-down

11: Reserved

# • GPIO port input data register (GPIOx\_IDR)

These bits are read-only and can be accessed in word mode only. They contain the input value of the corresponding I/O port

### GPIO port output data register (GPIOx\_ODR)

These bits can be read and written by software

# GPIO port bit set/reset register (GPIOx\_BSRR)

These bits are write-only and can be accessed in word, half-word or byte mode. A read to these bits returns the value 0x0000

• GPIO port configuration lock register (GPIOx\_LCKR)



This register is used to lock the configuration of the port bits when a correct write sequence is applied to bit 16 (LCKK). The value of bits [15:0] is used to lock the configuration of the GPIO. During the write sequence, the value of LCKR[15:0] must not change. When the LOCK sequence has been applied on a port bit, the value of this port bit can no longer be modified until the next reset.

- GPIO alternate function low register (GPIOx\_AFRL)
   These bits are written by software to configure alternate function I/Os
- GPIO alternate function high register (GPIOx\_AFRH)
   These bits are written by software to configure alternate function I/Os

You can find a detailed GPIO register map on pages 203 - 205 of the Reference Manual.

### **REGISTER ADDRESSES**

All the registers are one-to-one mapped to the 32-bit global memory space.

The base addresses for GPIO ports are listed below:

Peripheral	RCC	GPIOA	GPIOB	GPIOC	GPIOD	
Base Address	0x4002 3800	0x4002 0000	0x4002 0400	0x4002 0800	0x4002 0C00	

Address offsets for the GPIO registers are listed below:

Register	MODER	TYPER	OSPEED	PUPDR	IDR	ODR	BSRR	LCKR	AFRL	AFRH
Offset	0x00	0x04	0x08	0x0C	0x10	0x14	0x18	0x1C	0x20	0x24

# **DEFINE GPIO STRUCTURE**

To define and use a GPIO peripheral, it is better to define them into a structure and map it to the memory, for example:

```
typedef struct{
    volatile unsigned int
                                           //offset 0x00
                            MODER;
    volatile unsigned int
                                           //offset 0x04
                            TYPER;
    volatile unsigned int
                            OSPEED;
                                           //offset 0x08
} GPIO_Type
#define GPIOA_BASE
                                           (0x40020000)
                                           (0x40020400)
#define GPIOB_BASE
#define GPIOA
                                           (GPIO_Type *)GPIOA_BASE)
```



#define GPIOB (GPIO\_Type \*)GPIOB\_BASE)

...

To access a register in the peripheral, you can simply write:

GPIOA->MODER &= 
$$\sim (0x01 << 4)$$
 //clear bit 4 of the GPIOA MODER

For more information you can refer to the Nucleo F401RE reference manual at: http://www.st.com/web/en/resource/technical/document/reference\_manual/DM00096844.pdf

### YOUR APPLICATION CODE

In this lab, you need to complete the code to perform the following functions:

- Implement the following files:
  - o switches.c
  - o leds.c
  - o main.c
- Use the GPIOs to read the status of each button
- Using GPIO to control the RGB LEDs according to the status of buttons, for example:
  - o Button 1 red LED
  - o Button 2 blue LED
  - o Button 3 green LED
  - Button 4 white (red, green and blue altogether)

