# International TOR Rectifier

# IRFB4310ZPbF IRFS4310ZPbF IRFSL4310ZPbF


HEXFET® Power MOSFET

### **Applications**


- High Efficiency Synchronous Rectification in SMPS
- Uninterruptible Power Supply
- High Speed Power Switching
- Hard Switched and High Frequency Circuits

### **Benefits**

- Improved Gate, Avalanche and Dynamic dV/dt Ruggedness
- Fully Characterized Capacitance and Avalanche SOA
- Enhanced body diode dV/dt and dl/dt Capability
- Lead-Free



V <sub>DSS</sub>	100V
R <sub>DS(on)</sub> typ.	$4.8$ m $\Omega$
max.	$6.0$ m $\Omega$
I <sub>D (Silicon Limited)</sub>	<b>127A</b> ①
I <sub>D (Package Limited)</sub>	120A



G	D	S
Gate	Drain	Source

### **Absolute Maximum Ratings**

Symbol	Parameter	Max.	Units
$I_D @ T_C = 25^{\circ}C$	Continuous Drain Current, V <sub>GS</sub> @ 10V (Silicon Limited)	127①	Α
$I_D @ T_C = 100^{\circ}C$	Continuous Drain Current, V <sub>GS</sub> @ 10V (Silicon Limited)	90⊕	
$I_D @ T_C = 25^{\circ}C$	Continuous Drain Current, V <sub>GS</sub> @ 10V (Wire Bond Limited	120	
I <sub>DM</sub>	Pulsed Drain Current ②	560	
$P_D @ T_C = 25^{\circ}C$	Maximum Power Dissipation	250	W
	Linear Derating Factor	1.7	W/°C
$V_{GS}$	Gate-to-Source Voltage	± 20	V
dv/dt	Peak Diode Recovery ®	18	V/ns
T <sub>J</sub>	Operating Junction and	-55 to + 175	°C
T <sub>STG</sub>	Storage Temperature Range		
	Soldering Temperature, for 10 seconds	300	
	(1.6mm from case)		
	Mounting torque, 6-32 or M3 screw	10lb·in (1.1N·m)	

### **Avalanche Characteristics**

E <sub>AS (Thermally limited)</sub>	Single Pulse Avalanche Energy 3	475	mJ
I <sub>AR</sub>	Avalanche Current ①	See Fig. 14, 15, 22a, 22b,	Α
E <sub>AR</sub>	Repetitive Avalanche Energy ®		mJ

### **Thermal Resistance**

Symbol	Parameter	Тур.	Max.	Units
$R_{\theta JC}$	Junction-to-Case ®		0.6	
$R_{\theta CS}$	Case-to-Sink, Flat Greased Surface , TO-220	0.50		°C/W
$R_{\theta JA}$	Junction-to-Ambient, TO-220 ®	<del></del>	62	
$R_{\theta JA}$	Junction-to-Ambient (PCB Mount), D <sup>2</sup> Pak ® ®		40	

# IRFB/S/SL4310ZPbF

### Static @ T<sub>J</sub> = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	100			>	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient		0.11		V/°C	Reference to 25°C, I <sub>D</sub> = 5mA@
R <sub>DS(on)</sub>	Static Drain-to-Source On-Resistance		4.8	6.0	mΩ	$V_{GS} = 10V, I_D = 75A $ §
$V_{GS(th)}$	Gate Threshold Voltage	2.0		4.0	٧	$V_{DS} = V_{GS}, I_D = 150\mu A$
I <sub>DSS</sub>	Drain-to-Source Leakage Current			20	μΑ	$V_{DS} = 100V, V_{GS} = 0V$
				250		$V_{DS} = 80V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
I <sub>GSS</sub>	Gate-to-Source Forward Leakage			100	nA	$V_{GS} = 20V$
	Gate-to-Source Reverse Leakage			-100		$V_{GS} = -20V$
$R_G$	Internal Gate Resistance		0.7		Ω	

# Dynamic @ T<sub>J</sub> = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
gfs	Forward Transconductance	150			S	$V_{DS} = 50V, I_{D} = 75A$
$Q_g$	Total Gate Charge		120	170	nC	$I_D = 75A$
$Q_{gs}$	Gate-to-Source Charge		29			$V_{DS} = 50V$
$Q_{gd}$	Gate-to-Drain ("Miller") Charge		35			V <sub>GS</sub> = 10V ⑤
Q <sub>sync</sub>	Total Gate Charge Sync. (Q <sub>g</sub> - Q <sub>gd</sub> )		85			$I_D = 75A$ , $V_{DS} = 0V$ , $V_{GS} = 10V$
$t_{d(on)}$	Turn-On Delay Time		20		ns	$V_{DD} = 65V$
t <sub>r</sub>	Rise Time		60			$I_D = 75A$
$t_{d(off)}$	Turn-Off Delay Time		55			$R_G = 2.7\Omega$
t <sub>f</sub>	Fall Time		57			V <sub>GS</sub> = 10V ⑤
C <sub>iss</sub>	Input Capacitance		6860		pF	$V_{GS} = 0V$
C <sub>oss</sub>	Output Capacitance		490			$V_{DS} = 50V$
C <sub>rss</sub>	Reverse Transfer Capacitance		220			f = 1.0MHz, See Fig. 5
C <sub>oss</sub> eff. (ER)	Effective Output Capacitance (Energy Related)		570			$V_{GS} = 0V$ , $V_{DS} = 0V$ to 80V $\bigcirc$ , See Fig. 11
C <sub>oss</sub> eff. (TR)	Effective Output Capacitance (Time Related)®		920			V <sub>GS</sub> = 0V, V <sub>DS</sub> = 0V to 80V ®

### **Diode Characteristics**

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
Is	Continuous Source Current			127①	Α	MOSFET symbol
	(Body Diode)					showing the
I <sub>SM</sub>	Pulsed Source Current			560	Α	integral reverse
	(Body Diode) ②					p-n junction diode.
$V_{SD}$	Diode Forward Voltage			1.3	V	$T_J = 25^{\circ}C$ , $I_S = 75A$ , $V_{GS} = 0V$ (5)
t <sub>rr</sub>	Reverse Recovery Time		40		ns	$T_J = 25^{\circ}C$ $V_R = 85V$ ,
			49			$T_J = 125^{\circ}C$ $I_F = 75A$
Q <sub>rr</sub>	Reverse Recovery Charge		58		nC	$T_J = 25^{\circ}C$ di/dt = 100A/ $\mu$ s $\odot$
			89			$T_J = 125^{\circ}C$
I <sub>RRM</sub>	Reverse Recovery Current		2.5		Α	$T_J = 25$ °C
t <sub>on</sub>	Forward Turn-On Time	Intrins	ic turn-	on time	is negl	igible (turn-on is dominated by LS+LD)

### Notes:

- $\odot$  Calculated continuous current based on maximum allowable junction  $\odot$  Pulse width  $\leq$  400 $\mu$ s; duty cycle  $\leq$  2%. temperature. Bond wire current limit is 120A. Note that current limitations arising from heating of the device leads may occur with some lead mounting arrangements.
- ② Repetitive rating; pulse width limited by max. junction temperature.
- $R_G$  = 25  $\!\Omega_{\!_{}}$  ,  $I_{AS}$  = 58 A,  $V_{GS}$  =10 V. Part not recommended for use above the Eas value and test conditions.

- © Coss eff. (TR) is a fixed capacitance that gives the same charging time as  $C_{\text{oss}}$  while  $V_{\text{DS}}$  is rising from 0 to 80%  $V_{\text{DSS}}.$
- $\ensuremath{\mathfrak{D}}$  Coss eff. (ER) is a fixed capacitance that gives the same energy as Coss while VDS is rising from 0 to 80% VDSS.
- ® When mounted on 1" square PCB (FR-4 or G-10 Material). For recom mended footprint and soldering techniques refer to application note #AN-994.
- $\ \, \ \, \textbf{9} \,\, \textbf{R}_{\theta} \, \text{is measured at } \textbf{T}_{\textbf{J}} \, \, \text{approximately } \textbf{90}^{\circ} \textbf{C} \, \,$




Fig 1. Typical Output Characteristics





Fig 3. Typical Transfer Characteristics



**Fig 5.** Typical Capacitance vs. Drain-to-Source Voltage www.irf.com




Fig 2. Typical Output Characteristics




Fig 4. Normalized On-Resistance vs. Temperature






Fig 6. Typical Gate Charge vs. Gate-to-Source Voltage



**Fig 7.** Typical Source-Drain Diode Forward Voltage



**Fig 9.** Maximum Drain Current vs. Case Temperature




Fig 11. Typical C<sub>OSS</sub> Stored Energy




Fig 8. Maximum Safe Operating Area




Fig 10. Drain-to-Source Breakdown Voltage




Fig 12. Maximum Avalanche Energy Vs. DrainCurrent www.irf.com




Fig 13. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 14. Typical Avalanche Current vs. Pulsewidth




Fig 15. Maximum Avalanche Energy vs. Temperature

Notes on Repetitive Avalanche Curves , Figures 14, 15: (For further info, see AN-1005 at www.irf.com)

- 1. Avalanche failures assumption:
  - Purely a thermal phenomenon and failure occurs at a temperature far in excess of  $T_{jmax}$ . This is validated for every part type.
- 2. Safe operation in Avalanche is allowed as long asT<sub>imax</sub> is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 16a, 16b.
- 4.  $P_{D (ave)}$  = Average power dissipation per single avalanche pulse.
- BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. I<sub>av</sub> = Allowable avalanche current.
- 7.  $\Delta T$  = Allowable rise in junction temperature, not to exceed  $T_{jmax}$  (assumed as 25°C in Figure 14).

 $t_{av}$  = Average time in avalanche.

D = Duty cycle in avalanche =  $t_{av} \cdot f$ 

 $Z_{th,JC}(D, t_{av})$  = Transient thermal resistance, see Figures 13)

$$\begin{split} P_{D \; (ave)} &= 1/2 \; (\; 1.3 \cdot \text{BV} \cdot \text{I}_{av}) = \Delta \text{T/} \; Z_{thJC} \\ I_{av} &= 2\Delta \text{T/} \; [1.3 \cdot \text{BV} \cdot Z_{th}] \\ E_{AS \; (AR)} &= P_{D \; (ave)} \cdot t_{av} \end{split}$$




Fig 16. Threshold Voltage Vs. Temperature




Fig. 18 - Typical Recovery Current vs.  $di_{f}/dt$ 




Fig. 17 - Typical Recovery Current vs. di<sub>f</sub>/dt




Fig. 19 - Typical Stored Charge vs. dif/dt





Fig. 20 - Typical Stored Charge vs. dif/dt



<sup>\*\*</sup> Reverse Polarity for P-Channel

Fig 21. Diode Reverse Recovery Test Circuit for HEXFET® Power MOSFETs




Fig 22a. Unclamped Inductive Test Circuit




Fig 22b. Unclamped Inductive Waveforms




Fig 23a. Switching Time Test Circuit




Fig 23b. Switching Time Waveforms




Fig 24a. Gate Charge Test Circuit





Fig 24b. Gate Charge Waveform

# TO-220AB Package Outline



#### NOTES:

- DIMENSIONING AND TOLERANCING AS PER ASME Y14.5 M- 1994. DIMENSIONS ARE SHOWN IN INCHES [MILLIMETERS].

- DIMENSIONS ARE SHOWN IN INCHES [MILLIME IERS].

  LEAD DIMENSION AND FINISH UNCONTROLLED IN LI.

  DIMENSION D, D1 & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH

  SHALL NOT EXCEED .005" (0.127) PER SIDE. THESE DIMENSIONS ARE

  MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- DIMENSION b1, b3 & c1 APPLY TO BASE METAL ONLY.
- CONTROLLING DIMENSION: INCHES.
  THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS E,H1,D2 & E1
- THERMAL PAD CUNTUOR OFTIONAL WITHIN DIMENSIONS E,HI,UZ & ET DIMENSION E2 X H1 DEFINE A ZONE WHERE STAMPING AND SINGULATION IRREGULARITIES ARE ALLOWED. OUTLINE CONFORMS TO JEDEC TO-220, EXCEPT A2 (mox.) AND D2 (min.) WHERE DIMENSIONS ARE DERIVED FROM THE ACTUAL PACKAGE OUTLINE.

SYMBOL	MILLIM	MILLIMETERS INC		HES	
	MIN.	MAX.	MIN.	MAX.	NOTES
A	3.56	4.83	.140	.190	
A1	0.51	1.40	.020	.055	
A2	2.03	2.92	.080	.115	
b	0.38	1.01	.015	.040	
ь1	0.38	0.97	.015	.038	5
b2	1.14	1.78	.045	.070	
b3	1.14	1.73	.045	.068	5
С	0.36	0.61	.014	.024	
c1	0.36	0.56	.014	.022	5
D	14.22	16.51	.560	.650	4
D1	8.38	9.02	.330	.355	
D2	11.68	12.88	.460	.507	7
E	9.65	10.67	.380	.420	4,7
E1	6.86	8.89	.270	.350	7
E2	-	0.76	-	.030	8
е	2.54	BSC	.100	BSC	
e1	5.08	BSC	.200	BSC	
H1	5.84	6.86	.230	.270	7,8
L	12.70	14.73	.500	.580	
L1	3.56	4.06	.140	.160	3
ØΡ	3.54	4.08	.139	.161	
Q	2.54	3.42	.100	.135	

### LEAD ASSIGNMENTS

# HEXFET

### IGBTs, CoPACK

1.- GATE 2.- COLLECTOR 3.- EMITTER

- 1.- ANODE 2,- CATHODE 3.- ANODE

# TO-220AB Part Marking Information

EXAMPLE: THIS IS AN IRF 1010


VIEW A-A

LOT CODE 1789

ASSEMBLED ON WW 19, 2000

IN THE ASSEMBLY LINE "C"

Note: "P" in assembly line position indicates "Lead-Free"




TO-220AB packages are not recommended for Surface Mount Application.

\_b1,b3 \_ /5\ SECTION C-C & D-D

# IRFB/S/SL4310ZPbF

# TO-262 Package Outline (Dimensions are shown in millimeters (inches))



#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
- 2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].

3. DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.127 [.005"] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY.

4. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSION E, L1, D1 & E1.

5. DIMENSION 61 AND c1 APPLY TO BASE METAL ONLY.

6. CONTROLLING DIMENSION: INCH.

7.- OUTLINE CONFORM TO JEDEC TO-262 EXCEPT A1(max.), b(min.) AND D1(min.) WHERE DIMENSIONS DERIVED THE ACTUAL PACKAGE OUTLINE.

S Y	DIMENSIONS					
M B O L	MILLIM	ETERS	INC	HES	N O T E S	
L	MIN. MAX.		MIN.	MAX.	S	
Α	4.06	4.83	.160	.190		
A1	2.03	3.02	.080	.119		
b	0.51	0.99	.020	.039		
b1	0.51	0.89	.020	.035	5	
b2	1,14	1.78	.045	.070		
b3	1.14	1.73	.045	.068	5	
С	0.38	0.74	.015	.029		
c1	0.38	0.58	.015	.023	5	
c2	1.14	1.65	.045	.065		
D	8.38	9.65	.330	.380	3	
D1	6.86	-	.270	-	4	
Ε	9.65	10.67	.380	.420	3,4	
E1	6.22	-	.245		4	
е	2.54 BSC		.100	BSC		
L	13.46	14.10	.530	.555		
L1	-	1.65	-	.065	4	
L2	3.56	3.71	.140	.146		

#### LEAD ASSIGNMENTS

# <u>HEXFET</u>

1.- GATE 2.- DRAIN 3.- SOURCE

4.- DRAIN

### IGBTs, CoPACK


1.- GATE

2.- COLLECTOR


3.- EMITTER

4.- COLLECTOR


# TO-262 Part Marking Information




Note: "P" in assembly line position indicates "Lead — Free"




OR



# D<sup>2</sup>Pak Package Outline (Dimensions are shown in millimeters (inches))





S			Ŋ		
M B O	MILLIM	ETERS	INC	HES	O T E S
L	MIN.	MAX.	MIN.	MAX.	S
Α	4.06	4.83	.160	.190	
A1	0.00	0.254	.000	.010	
ь	0.51	0.99	.020	.039	
ь1	0.51	0.89	.020	.035	5
b2	1.14	1.78	.045	.070	
ь3	1.14	1.73	.045	.068	5
С	0.38	0.74	.015	.029	
c1	0.38	0.58	.015	.023	5
c2	1.14	1.65	.045	.065	
D	8.38	9.65	.330	.380	3
D1	6.86	-	.270		4
E	9.65	10.67	.380	.420	3,4
E1	6.22	_	.245		4
е	2.54	BSC	.100	BSC	
Н	14.61	15.88	.575	.625	
L	1.78	2.79	.070	.110	
L1	_	1.65	-	.066	4
L2	1.27	1.78	-	.070	
L3	0.25	BSC	.010	BSC	
L4	4.78	5.28	.188	.208	

#### LEAD ASSIGNMENTS

#### DIODES

1.- ANODE (TWO DIE) / OPEN (ONE DIE)
2. 4.- CATHODE

### 3. – ANODE

### HEXFET IGBTs, CoPACK

	1	GATE	
2,	4	DRAIN	
	3	SOURCE	

1.- GATE
2, 4.- COLLECTOR
3.- EMITTER

#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
- 2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].

3\DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.127 [.005"] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY AT DATUM H.

4. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSION E, L1, D1 & E1.

5. DIMENSION 61 AND c1 APPLY TO BASE METAL ONLY.

- 6. DATUM A & B TO BE DETERMINED AT DATUM PLANE H.
- 7. CONTROLLING DIMENSION: INCH.
- 8. OUTLINE CONFORMS TO JEDEC OUTLINE TO-263AB.

# D<sup>2</sup>Pak Part Marking Information

10

EXAMPLE: THIS IS AN IRF530S WITH

LOT CODE 8024


ASSEMBLED ON WW 02, 2000


IN THE ASSEMBLY LINE "L"

III THE FOOLINGET EINE E


EXAMPLE: THIS IS AN IRF530S WITH LOT CODE 8024


ASSEMBLED ON WW 02, 2000 IN THE ASSEMBLY LINE "L"






# D<sup>2</sup>Pak Tape & Reel Information







NOTES:

- 1. COMFORMS TO EIA-418.
- 2. CONTROLLING DIMENSION: MILLIMETER.
- 3 DIMENSION MEASURED @ HUB.
- 4 INCLUDES FLANGE DISTORTION @ OUTER EDGE.

Data and specifications subject to change without notice. This product has been designed and qualified for the Industrial market.



IR WORLD HEADQUARTERS: 101N. Sepulveda., El Segundo, California 90245, USA Tel: (310) 252-7105

TAC Fax: (310) 252-7903