

## 1. Description


### 1.1. Project

Project Name	nacelle-2016-ascii
Board Name	NUCLEO-F303K8
Generated with:	STM32CubeMX 4.20.1
Date	05/18/2017

### 1.2. MCU

MCU Series	STM32F3
MCU Line	STM32F303
MCU name	STM32F303K8Tx
MCU Package	LQFP32
MCU Pin number	32

## 2. Pinout Configuration




### 3. Pins Configuration

Pin Number LQFP32	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
1	VDD	Power		
2	PF0 / OSC_IN *	I/O	GPIO_Output	SYSTEM4
3	PF1 / OSC_OUT *	I/O	GPIO_Output	SYSTEM5
4	NRST	Reset		
5	VDDA/VREF+	Power		
6	PA0	I/O	ADC1_IN1	
7	PA1	I/O	ADC1_IN2	
8	PA2	I/O	ADC1_IN3	
9	PA3	I/O	ADC1_IN4	
10	PA4	I/O	ADC2_IN1	
11	PA5	I/O	ADC2_IN2	
12	PA6	I/O	ADC2_IN3	
13	PA7	I/O	ADC2_IN4	
14	PB0 *	I/O	GPIO_Output	SYSTEM2
15	PB1 *	I/O	GPIO_Output	SYSTEM3
16	VSS	Power		
17	VDD	Power		
18	PA8 *	I/O	GPIO_Output	SYSTEM6
19	PA9	I/O	USART1_TX	
20	PA10	I/O	USART1_RX	
21	PA11	I/O	TIM1_CH4	
22	PA12 *	I/O	GPIO_Output	SYSTEM1
23	PA13	I/O	SYS_JTMS-SWDIO	SWDIO
24	PA14	I/O	SYS_JTCK-SWCLK	SWCLK
25	PA15	I/O	USART2_RX	
26	PB3	I/O	USART2_TX	
27	PB4	I/O	TIM3_CH1	
28	PB5	I/O	TIM3_CH2	
29	PB6	I/O	I2C1_SCL	
30	PB7	I/O	I2C1_SDA	
31	BOOT0	Boot		
32	VSS	Power		

\* The pin is affected with an I/O function

#### 4. Clock Tree Configuration



## 5. IPs and Middleware Configuration

### 5.1. ADC1

IN1: IN1 Differential

IN3: IN3 Differential

#### 5.1.1. Parameter Settings:

##### ADCs\_Common\_Settings:

Mode Independent mode

##### ADC\_Settings:

Clock Prescaler ADC Asynchronous clock mode

Resolution ADC 12-bit resolution

Data Alignment Right alignment

Scan Conversion Mode Disabled

Continuous Conversion Mode Disabled

Discontinuous Conversion Mode Disabled

DMA Continuous Requests Disabled

End Of Conversion Selection End of single conversion

Overrun behaviour Overrun data overwritten

Low Power Auto Wait Disabled

##### ADC\_Regular\_ConversionMode:

Enable Regular Conversions Enable

Number Of Conversion 1

External Trigger Conversion Source **Timer 1 Capture Compare 1 event \***

External Trigger Conversion Edge Trigger detection on the rising edge

Rank 1

Channel Channel 1

Sampling Time 1.5 Cycles

Offset Number No offset

Offset 0

##### ADC\_Injected\_ConversionMode:

Enable Injected Conversions Enable

Number Of Conversions 0

##### Analog Watchdog 1:

Enable Analog WatchDog1 Mode false

##### Analog Watchdog 2:

Enable Analog WatchDog2 Mode false

### Analog Watchdog 3:

Enable Analog WatchDog3 Mode false

## 5.2. ADC2

IN1: IN1 Single-ended

IN2: IN2 Single-ended

IN3: IN3 Single-ended

mode: IN4

### 5.2.1. Parameter Settings:

#### ADCs\_Common\_Settings:

Mode Independent mode

#### ADC\_Settings:

Clock Prescaler ADC Asynchronous clock mode

Resolution ADC 12-bit resolution

Data Alignment Right alignment

Scan Conversion Mode Disabled

Continuous Conversion Mode Disabled

Discontinuous Conversion Mode Disabled

DMA Continuous Requests Disabled

End Of Conversion Selection End of single conversion

Overrun behaviour Overrun data overwritten

Low Power Auto Wait Disabled

#### ADC\_Regular\_ConversionMode:

Enable Regular Conversions Enable

Number Of Conversion 1

External Trigger Conversion Source

External Trigger Conversion Edge Trigger detection on the rising edge

Rank 1

Channel Channel 1

Sampling Time 1.5 Cycles

Offset Number No offset

Offset 0

#### ADC\_Injected\_ConversionMode:

Enable Injected Conversions Enable

Number Of Conversions 0

### Analog Watchdog 1:

#### Timer 1 Capture Compare 1 event \*

Trigger detection on the rising edge

1

Channel 1

1.5 Cycles

No offset

0

Enable Analog WatchDog1 Mode false

**Analog Watchdog 2:**

Enable Analog WatchDog2 Mode false

**Analog Watchdog 3:**

Enable Analog WatchDog3 Mode false

## 5.3. I2C1

### I2C: I2C

#### 5.3.1. Parameter Settings:

**Timing configuration:**

I2C Speed Mode	Standard Mode
I2C Speed Frequency (KHz)	100
Rise Time (ns)	0
Fall Time (ns)	0
Coefficient of Digital Filter	0
Analog Filter	Enabled
Timing	0x2000090E

**Slave Features:**

Clock No Stretch Mode	Disabled
General Call Address Detection	Disabled
Primary Address Length selection	7-bit
Dual Address Acknowledged	Disabled
Primary slave address	0

## 5.4. SYS

### Debug: Serial Wire

Timebase Source: SysTick

## 5.5. TIM1

### Channel4: PWM Generation CH4

#### 5.5.1. Parameter Settings:

**Counter Settings:**

Prescaler (PSC - 16 bits value)	0
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value )	0
Internal Clock Division (CKD)	No Division
Repetition Counter (RCR - 16 bits value)	0
auto-reload preload	Disable

#### Trigger Output (TRGO) Parameters:

Master/Slave Mode	Disable (no sync between this TIM (Master) and its Slaves)
Trigger Event Selection TRGO	Reset (UG bit from TIMx_EGR)
Trigger Event Selection TRGO2	Reset (UG bit from TIMx_EGR)

#### Break And Dead Time management - BRK Configuration:

BRK State	Disable
BRK Polarity	High
BRK Filter (4 bits value)	0

#### Break And Dead Time management - BRK2 Configuration:

BRK2 State	Disable
BRK2 Polarity	High
BRK2 Filter (4 bits value)	0

#### Break And Dead Time management - Output Configuration:

Automatic Output State	Disable
Off State Selection for Idle Mode (OSSI)	Disable
Lock Configuration	Off

#### Clear Input:

Clear Input Source	Disable
--------------------	---------

#### PWM Generation Channel 4:

Mode	PWM mode 1
Pulse (16 bits value)	0
Fast Mode	Disable
CH Polarity	High
CH Idle State	Reset

## 5.6. TIM3

### Channel1: PWM Generation CH1

### Channel2: PWM Generation CH2

#### 5.6.1. Parameter Settings:

##### Counter Settings:

Prescaler (PSC - 16 bits value)	0
---------------------------------	---



Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value )	0
Internal Clock Division (CKD)	No Division
auto-reload preload	Disable

#### Trigger Output (TRGO) Parameters:

Master/Slave Mode	Disable (no sync between this TIM (Master) and its Slaves)
Trigger Event Selection TRGO	Reset (UG bit from TIMx_EGR)

#### Clear Input:

Clear Input Source	Disable
--------------------	---------

#### PWM Generation Channel 1:

Mode	PWM mode 1
Pulse (16 bits value)	0
Fast Mode	Disable
CH Polarity	High

#### PWM Generation Channel 2:

Mode	PWM mode 1
Pulse (16 bits value)	0
Fast Mode	Disable
CH Polarity	High

## 5.7. USART1

### Mode: Asynchronous

#### 5.7.1. Parameter Settings:

##### Basic Parameters:

Word Length	8 Bits (including Parity) *
Parity	None
Stop Bits	1

##### Advanced Parameters:

Data Direction	Receive and Transmit
Over Sampling	16 Samples
Single Sample	Disable

##### Advanced Features:

Auto Baudrate	Enable *
Auto Baudrate Mode	ON START BIT
TX Pin Active Level Inversion	Disable
RX Pin Active Level Inversion	Disable
Data Inversion	Disable

TX and RX Pins Swapping	Disable
Overrun	Enable
DMA on RX Error	Enable
MSB First	Disable

## 5.8. USART2

**Mode: Asynchronous**

### 5.8.1. Parameter Settings:

#### Basic Parameters:

Baud Rate	38400
Word Length	7 Bits (including Parity)
Parity	None
Stop Bits	1

#### Advanced Parameters:

Data Direction	Receive and Transmit
Over Sampling	16 Samples
Single Sample	Disable

#### Advanced Features:

TX Pin Active Level Inversion	Disable
RX Pin Active Level Inversion	Disable
Data Inversion	Disable
TX and RX Pins Swapping	Disable
Overrun	Enable
DMA on RX Error	Enable
MSB First	Disable

## 5.9. FREERTOS

**mode: Enabled**

### 5.9.1. Config parameters:

#### Versions:

FreeRTOS version	9.0.0
CMSIS-RTOS version	1.02

#### Kernel settings:

USE_PREEMPTION	Enabled
CPU_CLOCK_HZ	SystemCoreClock
TICK_RATE_HZ	1000
MAX_PRIORITIES	7
MINIMAL_STACK_SIZE	<b>256 *</b>
MAX_TASK_NAME_LEN	16
USE_16_BIT_TICKS	Disabled
IDLE_SHOULD_YIELD	Enabled
USE_MUTEXES	Enabled
USE_RECURSIVE_MUTEXES	Disabled
USE_COUNTING_SEMAPHORES	Disabled
QUEUE_REGISTRY_SIZE	8
USE_APPLICATION_TASK_TAG	Disabled
ENABLE_BACKWARD_COMPATIBILITY	Enabled
USE_PORT_OPTIMISED_TASK_SELECTION	Disabled
USE_TICKLESS_IDLE	Disabled
USE_TASK_NOTIFICATIONS	Enabled

#### Memory management settings:

Memory Allocation	Dynamic
TOTAL_HEAP_SIZE	3072
Memory Management scheme	heap_4

#### Hook function related definitions:

USE_IDLE_HOOK	Disabled
USE_TICK_HOOK	Disabled
USE_MALLOC_FAILED_HOOK	Disabled
USE_DAEMON_TASK_STARTUP_HOOK	Disabled
CHECK_FOR_STACK_OVERFLOW	Disabled

#### Run time and task stats gathering related definitions:

USE_TRACE_FACILITY	Enabled
GENERATE_RUN_TIME_STATS	Disabled

#### Co-routine related definitions:

USE_CO_ROUTINES	Disabled
MAX_CO_ROUTINE_PRIORITIES	2

#### Software timer definitions:

USE_TIMERS	Disabled
------------	----------

#### Interrupt nesting behaviour configuration:

LIBRARY_LOWEST_INTERRUPT_PRIORITY	15
LIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY	5

### 5.9.2. Include parameters:

**Include definitions:**

vTaskPrioritySet	Enabled
uxTaskPriorityGet	Enabled
vTaskDelete	Enabled
vTaskCleanUpResources	Disabled
vTaskSuspend	Enabled
vTaskDelayUntil	Disabled
vTaskDelay	Enabled
xTaskGetSchedulerState	Enabled
xTaskResumeFromISR	Enabled
xQueueGetMutexHolder	Disabled
xSemaphoreGetMutexHolder	Disabled
pcTaskGetTaskName	Disabled
uxTaskGetStackHighWaterMark	Disabled
xTaskGetCurrentTaskHandle	Disabled
eTaskGetState	Disabled
xEventGroupSetBitFromISR	Disabled
xTimerPendFunctionCall	Disabled
xTaskAbortDelay	Disabled
xTaskGetHandle	Disabled

**\* User modified value**

## 6. System Configuration

### 6.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
ADC1	PA0	ADC1_IN1	Analog mode	No pull up pull down	n/a	
	PA1	ADC1_IN2	Analog mode	No pull up pull down	n/a	
	PA2	ADC1_IN3	Analog mode	No pull up pull down	n/a	
	PA3	ADC1_IN4	Analog mode	No pull up pull down	n/a	
ADC2	PA4	ADC2_IN1	Analog mode	No pull up pull down	n/a	
	PA5	ADC2_IN2	Analog mode	No pull up pull down	n/a	
	PA6	ADC2_IN3	Analog mode	No pull up pull down	n/a	
	PA7	ADC2_IN4	Analog mode	No pull up pull down	n/a	
I2C1	PB6	I2C1_SCL	Alternate Function Open Drain	Pull up	High *	
	PB7	I2C1_SDA	Alternate Function Open Drain	Pull up	High *	
SYS	PA13	SYS_JTMS-SWDIO	n/a	n/a	n/a	SWDIO
	PA14	SYS_JTCK-SWCLK	n/a	n/a	n/a	SWCLK
TIM1	PA11	TIM1_CH4	Alternate Function Push Pull	No pull up pull down	Low	
TIM3	PB4	TIM3_CH1	Alternate Function Push Pull	No pull up pull down	Low	
	PB5	TIM3_CH2	Alternate Function Push Pull	No pull up pull down	Low	
USART1	PA9	USART1_TX	Alternate Function Push Pull	Pull up	High *	
	PA10	USART1_RX	Alternate Function Push Pull	Pull up	High *	
USART2	PA15	USART2_RX	Alternate Function Push Pull	Pull up	High *	
	PB3	USART2_TX	Alternate Function Push Pull	Pull up	High *	
GPIO	PF0 / OSC_IN	GPIO_Output	Output Push Pull	No pull up pull down	Low	SYSTEM4
	PF1 / OSC_OUT	GPIO_Output	Output Push Pull	No pull up pull down	Low	SYSTEM5
	PB0	GPIO_Output	Output Push Pull	No pull up pull down	Low	SYSTEM2
	PB1	GPIO_Output	Output Push Pull	No pull up pull down	Low	SYSTEM3
	PA8	GPIO_Output	Output Push Pull	No pull up pull down	Low	SYSTEM6
	PA12	GPIO_Output	Output Push Pull	No pull up pull down	Low	SYSTEM1

## 6.2. DMA configuration

DMA request	Stream	Direction	Priority
USART1_RX	DMA1_Channel5	Peripheral To Memory	Low
USART1_TX	DMA1_Channel4	Memory To Peripheral	Low

### USART1\_RX: DMA1\_Channel5 DMA request Settings:

Mode: Normal  
Peripheral Increment: Disable  
Memory Increment: **Enable \***  
Peripheral Data Width: Byte  
Memory Data Width: Byte

### USART1\_TX: DMA1\_Channel4 DMA request Settings:

Mode: Normal  
Peripheral Increment: Disable  
Memory Increment: **Enable \***  
Peripheral Data Width: Byte  
Memory Data Width: Byte

### 6.3. NVIC configuration

Interrupt Table	Enable	Preenmption Priority	SubPriority
Non maskable interrupt	true	0	0
Hard fault interrupt	true	0	0
Memory management fault	true	0	0
Pre-fetch fault, memory access fault	true	0	0
Undefined instruction or illegal state	true	0	0
System service call via SWI instruction	true	0	0
Debug monitor	true	0	0
Pendable request for system service	true	15	0
System tick timer	true	15	0
DMA1 channel4 global interrupt	true	5	0
DMA1 channel5 global interrupt	true	5	0
I2C1 event global interrupt / I2C1 wake-up interrupt through EXT line 23	true	5	0
I2C1 error interrupt	true	5	0
USART1 global interrupt / USART1 wake-up interrupt through EXT line 25	true	5	0
USART2 global interrupt / USART2 wake-up interrupt through EXT line 26	true	5	0
PVD interrupt through EXTI line 16	unused		
Flash global interrupt	unused		
RCC global interrupt	unused		
ADC1 and ADC2 interrupts	unused		
TIM1 break and TIM15 interrupts	unused		
TIM1 update and TIM16 interrupts	unused		
TIM1 trigger and commutation and TIM17 interrupts	unused		
TIM1 capture compare interrupt	unused		
TIM3 global interrupt	unused		
Floating point unit interrupt	unused		

\* User modified value

## ***7. Power Consumption Calculator report***

### 7.1. Microcontroller Selection

Series	STM32F3
Line	STM32F303
MCU	STM32F303K8Tx
Datasheet	025083_Rev4

### 7.2. Parameter Selection

Temperature	25
Vdd	3.6



## 8. Software Project

### 8.1. Project Settings

Name	Value
Project Name	nacelle-2016-ascii
Project Folder	D:\SoftwareCarlina2\stm32\nacelle-2016-ascii-new
Toolchain / IDE	SW4STM32
Firmware Package Name and Version	STM32Cube FW_F3 V1.8.0

### 8.2. Code Generation Settings

Name	Value
STM32Cube Firmware Library Package	Copy only the necessary library files
Generate peripheral initialization as a pair of '.c/.h' files	Yes
Backup previously generated files when re-generating	No
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power consumption)	No