

ECE4700J Computer Architecture

Summer 2022 **HW #2**

> Due: 2:59am (Beijing Time) June 13th, 2022 Please Submit a single PDF file on Canvas

Note: for those who are unfamiliar with RISC-V ISA, a reference card has been attached at the end of this document.

Q1 (15%): Now we have a typical 5 stage pipeline (instruction fetch (IF) | decode(D) | execute (EX) | memory access (M) | writeback (WB)) RISC-V processor. You are given the assembly code shown below.

lw x1, 0(x2) add x5, x4, x1

- 1) (5%) Assuming an **asynchronous** read data memory, how many cycles will this set of instructions take to execute? Identify any data hazards.
- 2) (10%) If you could add another forwarding path from the output RD of the data memory, how many cycles will these instructions take to execute? What could be a disadvantage of forwarding from the output of the data memory versus from the pipeline register clocking RD?

Q2 (40%): The importance of having a good branch predictor depends on how often conditional branches are executed. Together with branch predictor accuracy, this will determine how much time is spent stalling due to mispredicted branches. In this exercise, assume that the breakdown of dynamic instructions into various instruction categories is as follows:



R-Type	beqz/bnez	jal	ld	sd
40%	25%	5%	25%	5%

Also, assume the following branch predictor accuracies:

Always-Taken	Always-Not-Taken	2-Bit
45%	55%	85%

- 1) (10%) Stall cycles due to mispredicted branches increase the CPI. What is the extra CPI due to mispredicted branches with the always-taken predictor? Assume that branch outcomes are determined in the ID stage and applied in the EX stage that there are no data hazards, and that no delay slots are used.
- 2) (5%) Repeat 1) for "always-not-taken" predictor.
- 3) (5%) Repeat 1) for "2-Bit" predictor.
- 4) (10%)With the 2-bit predictor, what speedup would be achieved if we could convert half of the branch instructions to some ALU instruction? Assume that correctly and incorrectly predicted instructions have the same chance of being replaced.
- 5) (10%) Some branch instructions are much more predictable than others. If we know that 80% of all executed branch instructions are easy-to-predict loop-back branches that are always predicted correctly, what is the accuracy of the 2-bit predictor on the remaining 20% of the branch instructions?



Q3 (10%): Differentiate in your own words between the concepts of pipelining, superpipielining and instruction level parallelism such as superscalar.

Q4 (15%): Add NOP instructions to the code below so that it will run correctly on a pipeline that does not handle data hazards.

```
addi x11, x12, 5
add x13, x11, x12
addi x14, x11, 15
add x15, x13, x12
```

Q5 (20%): Consider the fragment of RISC-V assembly below:

```
sd x29, 12(x16)
1d x29, 8(x16)
sub x17, x15, x14
beqz x17, label
add x15, x11, x14
sub x15, x30, x14
```

Suppose we modify the pipeline so that it has only one memory (that handles both instructions and data). In this case, there will be a structural hazard every time a program needs to fetch an instruction during the same cycle in which another instruction accesses data.

- 1) (10%) What is a structural hazard? Draw a pipeline diagram to show where the code above will stall.
- 2) (10%) In general, is it possible to reduce the number of stalls/NOPs resulting from this structural hazard by reordering code?

Paco Intogor	Page Integer Instructions, DV221, DV641, and DV1291								Instruc	tions
	Base Integer Instructions: RV32I, RV64I, and RV128I ategory Name Fmt RV32I Base +RV{64,128}				Catagori	RV Privileged Name		mnemonic		
Category Name Loads Load Byte	_	LB	RV32I Base	TKV	[04,120]		Category CSR Acc			
Load Halfword		LH	rd,rs1,imm rd,rs1,imm					omic Read & Set Bit		rd,csr,rs1 rd,csr,rs1
Load Word		LW		L{D Q}	rd,rs1,	imm	ll	nic Read & Set Bit		rd,csr,rs1
Load Byte Unsigned		LBU	rd,rs1,imm	교(미(진)	14,151,	1111111	Atoi	Atomic R/W Imm		
Load Byte Unsigned		LHU	rd,rs1,imm	L{W D}U	rd,rs1,	imm	Atomic	Read & Set Bit Imm		•
Stores Store Byte		SB	rs1,rs2,imm	H(W D)O	14,151,	1111111		ead & Clear Bit Imm		
Store Halfword		SH	rs1,rs2,imm				Change			Lu, CSI, IRUR
Store Word		SW	rs1,rs2,imm	S{D Q}	rs1,rs2	imm	_	onment Breakpoint		
	-	-						·		
Shifts Shift Left		SLL	rd,rs1,rs2	SLL{W D}	rd,rs1,			Environment Return		
Shift Left Immediate	_	SLLI					_	direct to Superviso		
Shift Right		SRL	rd,rs1,rs2	SRL{W D}	rd,rs1,			t Trap to Hypervisor		
Shift Right Immediate		SRLI	rd,rs1,shamt	SRLI{W D}				r Trap to Supervisor		
Shift Right Arithmetic		SRA	rd,rs1,rs2	SRA{W D}	rd,rs1,		•	t Wait for Interrupt		
Shift Right Arith Imm		SRAI	rd,rs1,shamt	SRAI {W D}			MMU	Supervisor FENCE	SFENCE.	/M rsl
Arithmetic ADD		ADD	rd,rs1,rs2	ADD{W D}	rd,rs1,					
ADD Immediate		ADDI	rd,rs1,imm	ADDI {W D}						
SUBtract	t R	SUB	rd,rs1,rs2	SUB{W D}						
Load Upper Imm		LUI	rd,imm	Optio	nal Com	pres	sed (16-	bit) Instruction		
Add Upper Imm to PC		AUIPC	rd,imm	Category	Name	Fmt		RVC		equivalent
Logical XOR		XOR	rd,rs1,rs2	II	oad Word	CL	C.LW	rd',rs1',imm		rs1′,imm*4
XOR Immediate	e I	XORI	rd,rs1,imm	Load	d Word SP	CI	C.LWSP	rd,imm	LW rd,s	o,imm*4
OR	R	OR	rd,rs1,rs2	Lo	ad Double	CL	C.LD	rd',rs1',imm	LD rd',	rs1′,imm*8
OR Immediate	e I	ORI	rd,rs1,imm	Load [Double SP	CI	C.LDSP	rd,imm	LD rd,s	o,imm*8
AND	R	AND	rd,rs1,rs2	L	oad Quad	CL	C.LQ	rd',rs1',imm	LQ rd',	rs1′,imm*16
AND Immediate	e I	ANDI	rd,rs1,imm	Load	d Quad SP	CI	C.LQSP	rd,imm	LQ rd,s	o,imm*16
Compare Set <	R	SLT	rd,rs1,rs2	Stores St	ore Word	CS	C.SW	rs1',rs2',imm	SW rs1'	rs2′,imm*4
Set < Immediate	e I	SLTI	rd,rs1,imm	Store	e Word SP	CSS	C.SWSP	rs2,imm	SW rs2,	sp,imm*4
Set < Unsigned	d R	SLTU	rd,rs1,rs2	Sto	re Double	CS	C.SD	rs1',rs2',imm	SD rs1'	rs2′,imm*8
Set < Imm Unsigned	I b	SLTIU	rd,rs1,imm	Store (Double SP	CSS	C.SDSP	rs2,imm	SD rs2,	sp,imm*8
Branches Branch =	- SB	BEQ	rs1,rs2,imm	S	tore Quad	CS	C.SQ	rs1',rs2',imm	SO rs1'	rs2′,imm*16
Branch ≠	⊭ SB	BNE	rs1,rs2,imm		e Quad SP	CSS		rs2,imm		sp,imm*16
Branch <	< SB	BLT	rs1,rs2,imm	Arithmetic		CR	C.ADD	rd,rs1		d,rd,rs1
Branch ≥	≥ SB	BGE	rs1,rs2,imm		ADD Word	CR	C.ADDW	rd,rs1	ADDW ro	d,rd,imm
Branch < Unsigned	d SB	BLTU	rs1,rs2,imm	ADD I	mmediate	CI	C.ADDI	rd,imm	ADDI ro	d,rd,imm
Branch ≥ Unsigned	d SB	BGEU	rs1,rs2,imm	ADD V	Nord Imm	CI	C.ADDIW	rd,imm	ADDIW ro	d,rd,imm
Jump & Link J&L		JAL	rd,imm	ADD SP	Imm * 16	CI	C.ADDI16	SP x0,imm	ADDI s	p,sp,imm*16
Jump & Link Register	r UJ	JALR	rd,rs1,imm	ADD SF	P Imm * 4	CIW	C.ADDI4S	PN rd',imm	ADDI r	d',sp,imm*4
Synch Synch thread	I	FENCE	·	Load I	mmediate	CI	C.LI	rd,imm	ADDI r	d,x0,imm
Synch Instr & Data	a I	FENCE.	.I	Load U	pper Imm	CI	C.LUI	rd,imm	LUI ro	d,imm
System System CALL	I	SCALL		1	MoVe		C.MV	rd,rs1	ADD r	d,rs1,x0
System BREAK	< I	SBREAR	K		SUB	CR	C.SUB	rd,rs1	SUB r	d,rd,rs1
Counters ReaD CYCLE	I	RDCYCI	LE rd	Shifts Shift	Left Imm	CI	C.SLLI	rd,imm	SLLI ro	d,rd,imm
ReaD CYCLE upper Hal	f I	RDCYCI	LEH rd	Branches	Branch=0	СВ	C.BEQZ	rs1',imm		s1',x0,imm
ReaD TIME	ΕIΙ	RDTIME	E rd		Branch≠0	CB	C.BNEZ	rs1',imm	BNE r	s1',x0,imm
ReaD TIME upper Hal	f I	RDTIME	EH rd	Jump	Jump	CJ	C.J	imm		O,imm
ReaD INSTR RETired		RDINST	TRET rd	Jum	p Register	CR	C.JR	rd,rs1	JALR x	0,rs1,0
ReaD INSTR upper Hal	f I	RDINS	TRETH rd	Jump & Li	nk J&L	CJ	C.JAL	imm	JAL ra	a,imm
		•		Jump & Linl	k Register	CR	C.JALR	rs1	JALR ra	a,rs1,0
				System En	ıv. BREAK	CI	C.EBREAK		EBREAK	
								hit (DVC) Inctuu		

32-bit Instruction Formats

	31	30	25	24 2	21	20	19		15	14	12	11 8		7	6	0	CR
R	fu	inct7		1	rs2			rs1	Т	funct3	3	r	d		opco	ode	CI
Ι		imı	m[1]	L:0]				rs1		funct3	3	r	d		opco	ode	CSS
S	imn	n[11:5]			rs2			rs1	Т	funct3	3	imm	[4:0]		opco	ode	CIW
SB	imm[12]	imm[10:	5]	1	rs2			rs1	T	funct3	3	imm[4:1]	im	m[11]	opco	ode	CL
U				imm[31:1	2]						r	d		opco	ode	CS
UJ	imm[20]	imı	m[10):1]	in	nm[11]		imm	[19):12]		r	d		opco	ode	СВ
																	CJ

	10	-DIT (KVLI	Instr	uct	юп	, r	ЭΓП	ıat	5			
	15 14 13	12	11 10				5	4	3	2	1	0	
	func	t4	ro	d/rs1	rs2		op						
, [funct3	imm	r	d/rs1			j	mm	l	op			
۱.	funct3		imm	ı				op					
7	funct3		j	mm		rd'					0	p	
	funct3	im	imm rs1' im				m		rd'		op		
	funct3	im	imm rs1' imi			m		rs2'	op				
	funct3	off	set	rs1			C	ffse	t	op			
	funct3			jump	targ	get					op		

RISC-V Integer Base (RV32I/64I/128I), privileged, and optional compressed extension (RVC). Registers x1-x31 and the pc are 32 bits wide in RV32I, 64 in RV64I, and 128 in RV128I (x0=0). RV64I/128I add 10 instructions for the wider formats. The RVI base of <50 classic integer RISC instructions is required. Every 16-bit RVC instruction matches an existing 32-bit RVI instruction. See risc.org.

Free & Open RISC-V Reference Card (riscv.org)

			A 44 4 4 1					T
0.1	**			lultiply-Divide	Instruc			
Category	Name	Fmt	RV32M (Mult				64,128}	
Multiply	MULtiply	R	MUL	rd,rs1,rs2	MUL{W D	}	rd,rs1,rs2	
	MULtiply upper Half		MULH	rd,rs1,rs2				
	Ltiply Half Sign/Uns		MULHSU	rd,rs1,rs2				
Divide	tiply upper Half Uns		MULHU	rd,rs1,rs2	DIVINID	,	nd na1 na2	
Divide	DIVide Unsigned	R R	DIV	rd,rs1,rs2	DIV{W D	}	rd,rs1,rs2	
Remainde	DIVide Unsignedr REMainder	R	DIVU REM	rd,rs1,rs2 rd,rs1,rs2	REM{W D	1	rd,rs1,rs2	
	REMainder Unsigned	R	REMU	rd,rs1,rs2	REMU { W 1	•		
						υ <u>}</u>	rd,rs1,rs2	
Category	Name	Fmt	al Atomic Instru RV32A (III: KVA	± <i>D\/∫</i>	64,128}	
Load	Load Reserved	R	LR.W	rd,rs1	LR.{D Q		rd,rs1	
Store	Store Conditional		SC.W	rd,rs1,rs2	$SC.\{D Q$		rd,rs1,rs2	
Swap	SWAP	R	AMOSWAP.W	rd,rs1,rs2			rd,rs1,rs2	
Add	ADD	R	AMOADD.W	rd,rs1,rs2	AMOADD.		rd,rs1,rs2	
Logical	XOR		AMOXOR.W	rd,rs1,rs2	AMOXOR.		rd,rs1,rs2	
	AND	R	AMOAND.W	rd,rs1,rs2	AMOAND.		rd,rs1,rs2	
	OR	R	AMOOR.W	rd,rs1,rs2	AMOOR. {		rd,rs1,rs2	
Min/Max	MINimum	R	AMOMIN.W	rd,rs1,rs2	AMOMIN.		rd,rs1,rs2	
1111,1142	MAXimum	R	AMOMAX.W	rd,rs1,rs2	AMOMAX.		rd,rs1,rs2	
	MINimum Unsigned	R	AMOMINU.W	rd,rs1,rs2			rd,rs1,rs2	
	MAXimum Unsigned	R	AMOMAXU.W	rd,rs1,rs2			rd,rs1,rs2	
Th	ree Optional Fl	oati	ng-Point Instru					
Category	Name	Fmt					64,128}	
Move	Move from Integer	R	FMV.{H S}.X	rd,rs1	FMV.{D		rd,rs1	
	Move to Integer	R	FMV.X.{H S}	rd,rs1	FMV.X.{		rd,rs1	
Convert	Convert from Int	R	FCVT. {H S D Q}.	W rd,rs1	FCVT.{H		}.{L T} rd,rs1	
Conver	t from Int Unsigned	R	FCVT. $\{H \mid S \mid D \mid Q\}$.	WU rd,rs1			$\{L T\}U$ rd,rs1	
	Convert to Int	R	FCVT.W.{H S D Q	} rd,rs1	FCVT.{L	T}.{H	S D Q rd,rs1	
Conv	ert to Int Unsigned	R	FCVT.WU.{H S D	Q} rd,rs1	FCVT.{L	T}U.{I	A S D Q rd,rs1	
Load	Load	I	FL{W,D,Q}	rd,rs1,imm			RISC-V Callin	ng Convention
Store	Store	S	FS{W,D,Q}	rs1,rs2,imm	Register	ABI Naı		Description
Arithmetic		R		rd,rs1,rs2	x0	zero		Hard-wired zero
	SUBtract	R		rd,rs1,rs2	x1	ra	Caller	Return address
	MULtiply	R		rd,rs1,rs2	x2	sp	Callee	Stack pointer
	DIVide			rd,rs1,rs2	x3	gp		Global pointer
Mul-Add	SQuare RooT		` ' ' '	rd,rs1	x4	tp	 C-ll	Thread pointer
Mui-Auu	Multiply-ADD Multiply-SUBtract	R		rd,rs1,rs2,rs3	x5-7	t0-2		Temporaries
Negativ	re Multiply-SUBtract			rd,rs1,rs2,rs3	x8	s0/fp	Callee	Saved register/frame pointer Saved register
	gative Multiply-ADD		FNMSUB. $\{S D Q\}$ FNMADD. $\{S D Q\}$		x9 x10-11	s1 a0-1	Caller	Function arguments/return values
Sign Injec			FSGNJ. $\{S \mid D \mid Q\}$		x10-11 x12-17	a2-7		Function arguments
	egative SiGN source	R	FSGNJN. $\{S \mid D \mid Q\}$		x18-27	s2-11		Saved registers
140	Xor SiGN source		FSGNJX. $\{S \mid D \mid Q\}$		x28-31	t3-t6		Temporaries
Min/Max	MINimum	R		rd,rs1,rs2	f0-7	ft0-		FP temporaries
	MAXimum			rd,rs1,rs2	f8-9	fs0-1		FP saved registers
Compare	Compare Float =			rd,rs1,rs2	f10-11	fa0-1		FP arguments/return values
]	Compare Float <		- : : :	rd,rs1,rs2	f12-17	fa2-		FP arguments
	Compare Float ≤	R		rd,rs1,rs2	f18-27	fs2-11		FP saved registers
Categoriza	ation Classify Type	R	FCLASS. {S D Q}		f28-31	ft8-11		FP temporaries
	tion Read Status	R		rd				
_	ead Rounding Mode			rd				
	Read Flags			rd				
	Swap Status Reg			rd,rs1				
Sv	wap Rounding Mode			rd,rs1				
	Swap Flags			rd,rs1				
Swap R	ounding Mode Imm			rd,imm				
	Swap Flags Imm			rd,imm				
					_			

RISC-V calling convention and five optional extensions: 10 multiply-divide instructions (RV32M); 11 optional atomic instructions (RV32A); and 25 floating-point instructions each for single-, double-, and quadruple-precision (RV32F, RV32D, RV32Q). The latter add registers f0-f31, whose width matches the widest precision, and a floating-point control and status register fcsr. Each larger address adds some instructions: 4 for RVM, 11 for RVA, and 6 each for RVF/D/Q. Using regex notation, {} means set, so L{D|Q} is both LD and LQ. See risc.org. (8/21/15 revision)