



ECE4700J Computer Architecture

Summer 2022

HW #2

Due: 2:59am (Beijing Time) June 13th, 2022

*Please Submit a single **PDF** file on Canvas*

Note: for those who are unfamiliar with RISC-V ISA, a reference card has been attached at the end of this document.

Q1 (15%): Now we have a typical 5 stage pipeline (instruction fetch (IF) | decode(D) | execute (EX) | memory access (M) | writeback (WB)) RISC-V processor. You are given the assembly code shown below.

```
lw x1, 0(x2)
add x5, x4, x1
```

- 1) (5%) Assuming an **asynchronous** read data memory, how many cycles will this set of instructions take to execute? Identify any data hazards.
- 2) (10%) If you could add another forwarding path from the output RD of the data memory, how many cycles will these instructions take to execute? What could be a disadvantage of forwarding from the output of the data memory versus from the pipeline register clocking RD?

Q2 (40%): The importance of having a good branch predictor depends on how often conditional branches are executed. Together with branch predictor accuracy, this will determine how much time is spent stalling due to mispredicted branches. In this exercise, assume that the breakdown of dynamic instructions into various instruction categories is as follows:



R-Type	beqz/bnez	jal	ld	sd
40%	25%	5%	25%	5%

Also, assume the following branch predictor accuracies:

Always-Taken	Always-Not-Taken	2-Bit
45%	55%	85%

- 1) (10%) Stall cycles due to mispredicted branches increase the CPI. What is the extra CPI due to mispredicted branches with the always-taken predictor? Assume that branch outcomes are determined in the ID stage and applied in the EX stage that there are no data hazards, and that no delay slots are used.
- 2) (5%) Repeat 1) for “always-not-taken” predictor.
- 3) (5%) Repeat 1) for “2-Bit” predictor.
- 4) (10%) With the 2-bit predictor, what speedup would be achieved if we could convert half of the branch instructions to some ALU instruction? Assume that correctly and incorrectly predicted instructions have the same chance of being replaced.
- 5) (10%) Some branch instructions are much more predictable than others. If we know that 80% of all executed branch instructions are easy-to-predict loop-back branches that are always predicted correctly, what is the accuracy of the 2-bit predictor on the remaining 20% of the branch instructions?



Q3 (10%): Differentiate in your own words between the concepts of pipelining, superpipelining and instruction level parallelism such as superscalar.

Q4 (15%): Add NOP instructions to the code below so that it will run correctly on a pipeline that does not handle data hazards.

```
addi    x11, x12, 5
add     x13, x11, x12
addi    x14, x11, 15
add     x15, x13, x12
```

Q5 (20%): Consider the fragment of RISC-V assembly below:

```
sd      x29, 12(x16)
ld      x29, 8(x16)
sub     x17, x15, x14
beqz    x17, label
add     x15, x11, x14
sub     x15, x30, x14
```

Suppose we modify the pipeline so that it has only one memory (that handles both instructions and data). In this case, there will be a structural hazard every time a program needs to fetch an instruction during the same cycle in which another instruction accesses data.

- 1) (10%) What is a structural hazard? Draw a pipeline diagram to show where the code above will stall.
- 2) (10%) In general, is it possible to reduce the number of stalls/NOPs resulting from this structural hazard by reordering code?

Base Integer Instructions: RV32I, RV64I, and RV128I						RV Privileged Instructions										
Category		Name	Fmt	RV32I Base		+RV{64,128}		Category		Name	RV mnemonic					
Loads	Load Byte	I	LB	rd,rs1,imm		L{D Q}	rd,rs1,imm	CSR Access	Atomic R/W	CSRRW	rd,csr,rs1					
	Load Halfword	I	LH	rd,rs1,imm			Atomic Read & Set Bit		CSRRS	rd,csr,rs1						
	Load Word	I	LW	rd,rs1,imm			Atomic Read & Clear Bit		CSRRC	rd,csr,rs1						
	Load Byte Unsigned	I	LBU	rd,rs1,imm			Atomic R/W Imm		CSRRWI	rd,csr,imm						
	Load Half Unsigned	I	LHU	rd,rs1,imm			Atomic Read & Set Bit Imm		CSRRSI	rd,csr,imm						
Stores	Store Byte	S	SB	rs1,rs2,imm		S{D Q}	rs1,rs2,imm	Atomic Read & Clear Bit Imm	CSRRCI	rd,csr,imm						
	Store Halfword	S	SH	rs1,rs2,imm			Change Level	Env. Call	ECALL							
	Store Word	S	SW	rs1,rs2,imm				Environment Breakpoint	EBREAK							
Shifts	Shift Left	R	SLL	rd,rs1,rs2		SLL{W D}	rd,rs1,rs2	Environment Return	ERET	Trap Redirect to Supervisor	MRTS					
	Shift Left Immediate	I	SLLI	rd,rs1,shamt		SLLI{W D}	rd,rs1,shamt	Redirect Trap to Hypervisor	MRTH							
	Shift Right	R	SRL	rd,rs1,rs2		SRL{W D}	rd,rs1,rs2		Hypervisor Trap to Supervisor		HRTS					
	Shift Right Immediate	I	SRLI	rd,rs1,shamt		SRLI{W D}	rd,rs1,shamt	Interrupt	Wait for Interrupt	WFI						
	Shift Right Arithmetic	R	SRA	rd,rs1,rs2		SRA{W D}	rd,rs1,rs2		MMU	Supervisor FENCE	SFENCE.VM rs1					
	Shift Right Arith Imm	I	SRAI	rd,rs1,shamt		SRAI{W D}	rd,rs1,shamt									
Arithmetic	ADD	R	ADD	rd,rs1,rs2		ADD{W D}	rd,rs1,rs2									
	ADD Immediate	I	ADDI	rd,rs1,imm		ADDI{W D}	rd,rs1,imm									
	SUBtract	R	SUB	rd,rs1,rs2		SUB{W D}	rd,rs1,rs2									
	Load Upper Imm	U	LUI	rd,imm		Optional Compressed (16-bit) Instruction Extension: RVC										
	Add Upper Imm to PC	U	AUIPC	rd,imm												
Logical	XOR	R	XOR	rd,rs1,rs2		Category	Name	Fmt	RVC	RVI equivalent	Loads	Load Word	CL	C.LW	rd',rs1',imm	LW rd',rs1',imm*4
	XOR Immediate	I	XORI	rd,rs1,imm								Load Word SP	CI	C.LWSP	rd,imm	LW rd,sp,imm*4
	OR	R	OR	rd,rs1,rs2		Load Double	CL	C.LD	rd',rs1',imm	LD rd',rs1',imm*8						
	OR Immediate	I	ORI	rd,rs1,imm		Load Double SP	CI	C.LDSP	rd,imm	LD rd,sp,imm*8						
	AND	R	AND	rd,rs1,rs2		Load Quad	CL	C.LQ	rd',rs1',imm	LQ rd',rs1',imm*16						
	AND Immediate	I	ANDI	rd,rs1,imm		Load Quad SP	CI	C.LQSP	rd,imm	LQ rd,sp,imm*16						
	Compare	Set <	R	SLT	rd,rs1,rs2		Stores	Store Word	CS	C.SW		rs1',rs2',imm	SW rs1',rs2',imm*4			
Set < Immediate		I	SLTI	rd,rs1,imm		Store Word SP		CSS	C.SWSP	rs2,imm	SW rs2,sp,imm*4					
Set < Unsigned		R	SLTU	rd,rs1,rs2		Store Double		CS	C.SD	rs1',rs2',imm	SD rs1',rs2',imm*8					
Set < Imm Unsigned		I	SLTIU	rd,rs1,imm		Store Double SP		CSS	C.SDSP	rs2,imm	SD rs2,sp,imm*8					
Branches		Branch =	SB	BEQ	rs1,rs2,imm			Store Quad	CS	C.SQ	rs1',rs2',imm	SQ rs1',rs2',imm*16				
	Branch ≠	SB	BNE	rs1,rs2,imm		Store Quad SP	CSS	C.SQSP	rs2,imm	SQ rs2,sp,imm*16						
	Branch <	SB	BLT	rs1,rs2,imm		Arithmetic	ADD	CR	C.ADD	rd,rs1	ADD rd,rd,rs1					
	Branch ≥	SB	BGE	rs1,rs2,imm			ADD Word	CR	C.ADDW	rd,rs1	ADDW rd,rd,imm					
	Branch < Unsigned	SB	BLTU	rs1,rs2,imm			ADD Immediate	CI	C.ADDI	rd,imm	ADDI rd,rd,imm					
	Branch ≥ Unsigned	SB	BGEU	rs1,rs2,imm			ADD Word Imm	CI	C.ADDIW	rd,imm	ADDIW rd,rd,imm					
Jump & Link	J&L	UJ	JAL	rd,imm			ADD SP Imm * 16	CI	C.ADDI16SP	x0,imm	ADDI sp,sp,imm*16					
	Jump & Link Register	UJ	JALR	rd,rs1,imm			ADD SP Imm * 4	CIW	C.ADDI4SPN	rd',imm	ADDI rd',sp,imm*4					
Synch	Synch thread	I	FENCE	.I		Load Immediate	CI	C.LI	rd,imm	ADDI rd,x0,imm						
	Synch Instr & Data	I	FENCE	.I		Load Upper Imm	CI	C.LUI	rd,imm	LUI rd,imm						
System	System CALL	I	SCALL			MoVe	CR	C.MV	rd,rs1	ADD rd,rs1,x0						
	System BREAK	I	SBREAK			SUB	CR	C.SUB	rd,rs1	SUB rd,rd,rs1						
Counters	ReaD CYCLE	I	RDCYCLE	rd		Shifts	Shift Left Imm	CI	C.SLLI	rd,imm	SLLI rd,rd,imm					
	ReaD CYCLE upper Half	I	RDCYCLEH	rd		Branches	Branch=0	CB	C.BEQZ	rs1',imm	BEQ rs1',x0,imm					
	ReaD TIME	I	RDTIME	rd			Branch≠0	CB	C.BNEZ	rs1',imm	BNE rs1',x0,imm					
	ReaD TIME upper Half	I	RDTIMEH	rd		Jump	Jump	CJ	C.J	imm	JAL x0,imm					
	ReaD INSTR RETired	I	RDINSTRET	rd			Jump Register	CR	C.JR	rd,rs1	JALR x0,rs1,0					
	ReaD INSTR upper Half	I	RDINSTRETH	rd		Jump & Link	J&L	CJ	C.JAL	imm	JAL ra,imm					
		Jump & Link Register	CR	C.JALR	rs1		System	Env. BREAK	CI	C.EBREAK	EBREAK					

32-bit Instruction Formats															16-bit (RVC) Instruction Formats																		
	31	30	25	24	21	20	19	15	14	12	11	8	7	6	0	CR	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
R I S S B U UJ	funct7				rs2				rs1		funct3		rd		opcode		CI SS IW CL CS CB CI	funct4				rd/rs1				rs2				op			
	imm[11:0]						rs1		funct3		rd		opcode		funct3			imm				rs2				op							
	imm[11:5]				rs2				rs1		funct3		imm[4:0]		opcode			funct3		imm						rd'		op					
	imm[12]		imm[10:5]				rs2				rs1		funct3		imm[4:1]			imm[11]		opcode		funct3		imm		rs1'		imm		rd'		op	
	imm[31:12]												rd		opcode			funct3		imm		rs1'		imm		rs2'		op					
	imm[20]		imm[10:1]				imm[11]		imm[19:12]				rd		opcode			funct3		offset				rs1'		offset		op					
	imm[20]		imm[10:1]				imm[11]		imm[19:12]				rd		opcode			funct3		jump target						op							

RISC-V Integer Base (RV32I/64I/128I), privileged, and optional compressed extension (RVC). Registers x1-x31 and the pc are 32 bits wide in RV32I, 64 in RV64I, and 128 in RV128I (x0=0). RV64I/128I add 10 instructions for the wider formats. The RVI base of <50 classic integer RISC instructions is required. Every 16-bit RVC instruction matches an existing 32-bit RVI instruction. See risc.org.

Optional Multiply-Divide Instruction Extension: RVM							
Category	Name	Fmt	RV32M (Multiply-Divide)	+RV{64,128}			
Multiply	MULTiply	R	MUL rd,rs1,rs2	MUL{W D}	rd,rs1,rs2		
	MULTiply upper Half	R	MULH rd,rs1,rs2				
	MULTiply Half Sign/Uns	R	MULHSU rd,rs1,rs2				
	MULTiply upper Half Uns	R	MULHU rd,rs1,rs2				
Divide	DIVide	R	DIV rd,rs1,rs2	DIV{W D}	rd,rs1,rs2		
	DIVide Unsigned	R	DIVU rd,rs1,rs2				
Remainder	REMAinder	R	REM rd,rs1,rs2	REM{W D}	rd,rs1,rs2		
	REMAinder Unsigned	R	REMU rd,rs1,rs2	REMU{W D}	rd,rs1,rs2		
Optional Atomic Instruction Extension: RVA							
Category	Name	Fmt	RV32A (Atomic)	+RV{64,128}			
Load	Load Reserved	R	LR.W rd,rs1	LR.{D Q}	rd,rs1		
Store	Store Conditional	R	SC.W rd,rs1,rs2	SC.{D Q}	rd,rs1,rs2		
Swap	SWAP	R	AMOSWAP.W rd,rs1,rs2	AMOSWAP.{D Q}	rd,rs1,rs2		
Add	ADD	R	AMOADD.W rd,rs1,rs2	AMOADD.{D Q}	rd,rs1,rs2		
Logical	XOR	R	AMOXOR.W rd,rs1,rs2	AMOXOR.{D Q}	rd,rs1,rs2		
	AND	R	AMOAND.W rd,rs1,rs2	AMOAND.{D Q}	rd,rs1,rs2		
	OR	R	AMOOR.W rd,rs1,rs2	AMOOR.{D Q}	rd,rs1,rs2		
Min/Max	MINimum	R	AMOMIN.W rd,rs1,rs2	AMOMIN.{D Q}	rd,rs1,rs2		
	MAXimum	R	AMOMAX.W rd,rs1,rs2	AMOMAX.{D Q}	rd,rs1,rs2		
	MINimum Unsigned	R	AMOMINU.W rd,rs1,rs2	AMOMINU.{D Q}	rd,rs1,rs2		
	MAXimum Unsigned	R	AMOMAXU.W rd,rs1,rs2	AMOMAXU.{D Q}	rd,rs1,rs2		
Three Optional Floating-Point Instruction Extensions: RVF, RVD, & RVQ							
Category	Name	Fmt	RV32{F D Q} (HP/SP,DP,QP FI Pt)	+RV{64,128}			
Move	Move from Integer	R	FMV.{H S}.X rd,rs1	FMV.{D Q}.X	rd,rs1		
	Move to Integer	R	FMV.X.{H S} rd,rs1	FMV.X.{D Q}	rd,rs1		
Convert	Convert from Int	R	FCVT.{H S D Q}.W rd,rs1	FCVT.{H S D Q}.L{T}	rd,rs1		
	Convert from Int Unsigned	R	FCVT.{H S D Q}.WU rd,rs1	FCVT.{H S D Q}.L{T}U	rd,rs1		
	Convert to Int	R	FCVT.W.{H S D Q} rd,rs1	FCVT.L{T}.H S D Q	rd,rs1		
	Convert to Int Unsigned	R	FCVT.WU.H S D Q rd,rs1	FCVT.L{T}U.H S D Q	rd,rs1		
RISC-V Calling Convention							
				Register	ABI Name	Saver	Description
Arithmetic	ADD	R	FADD.{S D Q} rd,rs1,rs2	x0	zero	---	Hard-wired zero
	SUBtract	R	FSUB.{S D Q} rd,rs1,rs2	x1	ra	Caller	Return address
	MULTiply	R	FMUL.{S D Q} rd,rs1,rs2	x2	sp	Callee	Stack pointer
	DIVide	R	FDIV.{S D Q} rd,rs1,rs2	x3	gp	---	Global pointer
	SQuare RooT	R	FSQRT.{S D Q} rd,rs1	x4	tp	---	Thread pointer
Mul-Add	Multiply-ADD	R	FMADD.{S D Q} rd,rs1,rs2,rs3	x5-7	t0-2	Caller	Temporaries
	Multiply-SUBtract	R	FMSUB.{S D Q} rd,rs1,rs2,rs3	x8	s0/fp	Callee	Saved register/frame pointer
	Negative Multiply-SUBtract	R	FNMSUB.{S D Q} rd,rs1,rs2,rs3	x9	s1	Callee	Saved register
	Negative Multiply-ADD	R	FNMADD.{S D Q} rd,rs1,rs2,rs3	x10-11	a0-1	Caller	Function arguments/return values
Sign Inject	SIGN source	R	FSGNJ.{S D Q} rd,rs1,rs2	x12-17	a2-7	Caller	Function arguments
	Negative SIGN source	R	FSGNJN.{S D Q} rd,rs1,rs2	x18-27	s2-11	Callee	Saved registers
	Xor SIGN source	R	FSGNJX.{S D Q} rd,rs1,rs2	x28-31	t3-t6	Caller	Temporaries
Min/Max	MINimum	R	FMIN.{S D Q} rd,rs1,rs2	f0-7	ft0-7	Caller	FP temporaries
	MAXimum	R	FMAX.{S D Q} rd,rs1,rs2	f8-9	fs0-1	Callee	FP saved registers
Compare	Compare Float =	R	FEQ.{S D Q} rd,rs1,rs2	f10-11	fa0-1	Caller	FP arguments/return values
	Compare Float <	R	FLT.{S D Q} rd,rs1,rs2	f12-17	fa2-7	Caller	FP arguments
	Compare Float ≤	R	FLE.{S D Q} rd,rs1,rs2	f18-27	fs2-11	Callee	FP saved registers
Categorization	Classify Type	R	FCLASS.{S D Q} rd,rs1	f28-31	ft8-11	Caller	FP temporaries
Configuration	Read Status	R	FRCSR rd				
	Read Rounding Mode	R	FRRM rd				
	Read Flags	R	FRFLAGS				
	Swap Status Reg	R	FSCSR rd,rs1				
	Swap Rounding Mode	R	FSRM rd,rs1				
	Swap Flags	R	FSFLAGS				
	Swap Rounding Mode Imm	I	FSRMI rd,imm				
	Swap Flags Imm	I	FSFLAGSI rd,imm				

RISC-V calling convention and five optional extensions: 10 multiply-divide instructions (RV32M); 11 optional atomic instructions (RV32A); and 25 floating-point instructions each for single-, double-, and quadruple-precision (RV32F, RV32D, RV32Q). The latter add registers f0-f31, whose width matches the widest precision, and a floating-point control and status register fcsr. Each larger address adds some instructions: 4 for RVM, 11 for RVA, and 6 each for RVF/D/Q. Using regex notation, { } means set, so L{D|Q} is both LD and LQ. See riscv.org. (8/21/15 revision)