


#### **ECE4700J Computer Architecture**



## Topic 4

#### **Advanced Processors II**

Xinfei Guo xinfei.guo@sjtu.edu.cn

May 30<sup>th</sup>, 2022




#### T4 learning goals

- Advanced Processors
  - Section I: Superpipelined & Superscalar Pipelines
  - Section II & III: Out-of-order (OoO) Pipelines



#### Sequential ISA Bottleneck



#### Multiple Issue

- Static multiple issue (software based)
  - Compiler groups instructions to be issued together
  - Packages them into "issue slots"
  - Compiler detects and avoids hazards
- Dynamic multiple issue (hardware based)
  - CPU examines instruction stream and chooses instructions to issue each cycle
  - Compiler can help by reordering instructions
  - CPU resolves hazards using advanced techniques at runtime



#### Static Multiple Issue

- Compiler groups instructions into "issue packets"
  - Group of instructions that can be issued on a single cycle
  - Determined by pipeline resources required
- Think of an issue packet as a very long instruction
  - Specifies multiple concurrent operations
  - ⇒ Very Long Instruction Word (VLIW)



#### Example

#### A two-issue (dual-issue) pipeline in operation

Instruction type				Pipe st	ages			
ALU or branch instruction	IF	ID	EX	MEM	WB			
Load or store instruction	IF	ID	EX	MEM	WB			
ALU or branch instruction		IF	ID	EX	MEM	WB		
Load or store instruction		IF	ID	EX	MEM	WB		
ALU or branch instruction			IF	ID	EX	MEM	WB	
Load or store instruction			IF	ID	EX	MEM	WB	
ALU or branch instruction				IF	ID	EX	MEM	WB
Load or store instruction				IF	ID	EX	MEM	WB

#### **Loop Unrolling**

- A Compiler Technique
- Replicate loop body to expose more parallelism
  - Reduces loop-control overhead
- Use different registers per replication
  - Called "register renaming"
  - Avoid loop-carried "anti-dependencies"
    - Store followed by a load of the same register
    - Aka "name dependence"
      - Reuse of a register name



#### **Loop Unrolling Example (4 iterations)**

	ALU/branch	Load/store	cycle
Loop:	addi x20,x20,-32	ld x28, 0(x20)	1
	nop	ld x29, 24(x20)	2
	add x28,x28,x21	ld x30, 16(x20)	3
	add x29,x29,x21	ld x31, 8(x20)	4
	add x30,x30,x21	sd x28, 32(x20)	5
	add x31,x31,x21	sd x29, 24(x20)	6
	nop	sd x30, <b>16</b> (x20)	7
	blt x22,x20,Loop	sd x31, 8(x20)	8

IPC = 14/8 = 1.75

X28, x29, x30 are new!

Note how the address was updated!

Closer to 2, but at cost of registers and code size

```
Loop: ld x31,0(x20) // x31=array element add x31,x31,x21 // add scalar in x21 sd x31,0(x20) // store result addi x20,x20,-8 // decrement pointer blt x22,x20,Loop // branch if x22 < x20
```



#### Compiler Scheduling Requires

#### Enough registers

- To hold additional "live" values
- Example code contains 7 different values (including sp)
- Before: max 3 values live at any time → 3 registers enough
- After: max 4 values live → 3 registers not enough

```
<u>Original</u>
                                            Wrong!
1d [sp+4] \rightarrow r2
                                            1d [sp+4] \rightarrow r2
1d [sp+8] \rightarrow r1
                                            1d [sp+8] \rightarrow r1
add r1, r2 \rightarrow r1 //stall \nearrow
                                            1d [sp+16] \rightarrow r2
st r1 \rightarrow [sp+0]
                                            add r1, r2 \rightarrow r1 // wrong r2
ld [sp+16] \rightarrow r2
                                             1d [sp+20] \rightarrow r1
1d [sp+20] \rightarrow r1
                                            st r1 \rightarrow [sp+0] // wrong r1
                                            sub r2, r1 \rightarrow r1
sub r2, r1 \rightarrow r1 //stall
                                            st r1 \rightarrow [sp+12]
st r1 \rightarrow [sp+12]
```

## Compiler Scheduling Requires

#### Alias analysis

- Ability to tell whether load/store reference same memory locations
  - Effectively, whether load/store can be rearranged
- Previous example: easy, loads/stores use same base register (sp)
- New example: can compiler tell that r8 != r9?
- Must be conservative

```
Before
                                           Wrong(?)
ld [r9+4] \rightarrow r2
                                           1d [r9+4] \rightarrow r2
1d [r9+8] \rightarrow r3
                                           ld [r9+8] →r3
add r3,r2 \rightarrow r1 //stall
                                           ld [r8+0] \rightarrow r5 //does r8==r9?
st r1 \rightarrow [r9+0]
                                           add r3, r2 \rightarrow r1
1d [r8+0] \rightarrow r5
                                           ld [r8+4] \rightarrow r6 //does r8+4==r9?
ld [r8+4] \rightarrow r6
                                           st r1 \rightarrow [r9+0]
sub r5, r6\rightarrowr4 //stall
                                           sub r5, r6\rightarrowr4
st r4 \rightarrow [r8+8]
                                           st r4 \rightarrow [r8+8]
```


#### **VLIW Compiler Responsibilities**

Schedule operations to maximize parallel execution

Guarantees intra-instruction parallelism

- Schedule to avoid data hazards (no interlocks)
  - Typically separates operations with explicit NOPs

## **VLIW: Very Long Instruction Word**



- Multiple operations packed into one instruction
- Each operation slot is for a fixed function
- Constant operation latencies are specified
- Architecture requires guarantee of:
  - Parallelism within an instruction => no cross-operation RAW check
  - No data use before data ready => no data interlocks



#### **Multiple-Issue Implementations**

- Statically-scheduled (in-order) superscalar
  - What we've talked about thus far
  - Executes unmodified sequential programs
  - Hardware must figure out what can be done in parallel
  - E.g., Pentium (2-wide), UltraSPARC (4-wide), Alpha 21164 (4-wide)
- Very Long Instruction Word (VLIW)
  - Compiler identifies independent instructions, new ISA
  - Hardware can be simple and perhaps lower power
  - E.g., TransMeta Crusoe (4-wide), most DSPs

#### Static Scheduling Limitations

- Scheduling scope
  - Example: can't generally move memory operations past branches

Limited number of registers (set by ISA)

- Inexact "memory aliasing" information
  - Often prevents reordering of loads above stores by compiler
- Caches misses (or any runtime event) confound scheduling
  - How can the compiler know which loads will miss vs hit?
  - Can impact the compiler's scheduling decisions



#### **Multiple-Issue Implementations**

- Statically-scheduled (in-order) superscalar
  - What we've talked about thus far
  - + Executes unmodified sequential programs
  - Hardware must figure out what can be done in parallel
  - E.g., Pentium (2-wide), UltraSPARC (4-wide), Alpha 21164 (4-wide)
- Very Long Instruction Word (VLIW)
  - Compiler identifies independent instructions, new ISA
  - + Hardware can be simple and perhaps lower power
  - E.g., TransMeta Crusoe (4-wide), most DSPs
- Dynamically-scheduled superscalar
  - Hardware extracts more ILP by on-the-fly reordering
  - Intel Atom/Core/Xeon, AMD Opteron/Ryzen, some ARM A-series

#### **Dynamic Pipeline Scheduling**

- Allow the CPU to execute instructions out of order to avoid stalls
  - Hardware re-schedules insns...
  - But commit result to registers in order
  - As with pipelining and superscalar, ISA unchanged
    - Same hardware/software interface, appearance of in-order

#### Example

```
ld x31,20(x21)
add x1,x31,x2
sub x23,x23,x3
andi x5,x23,20
```

Can start sub while add is waiting for Id

#### Lab #2 Updates


- A typo was captured on part B, updates have been made on canvas, part B is not counted towards your grade.
- We still encourage you to take a look and try to finish it as possible as you can.
- part A and optional part are unaffected
- Reminder Lab Lectures on Thursday
- Lab#2 Demo on Friday



## **Quiz: Advantage of Clustering**


cluster 0

cluster 1




Q: K register files, each with ?? read ports and ?? write ports.

- A. 2N/K, N
- B. 2N, N-1
- C. N/K, 2N/K
- D. N/K+1, N+1






cluster 1



No clustering





### VLIW: very long insn word


- A compiler-centric technique
  - Effectively, a 1-wide pipeline, but unit is an N-insn group
  - Compiler guarantees insns within a VLIW group are independent
    - If no independent insns, slots filled with nops
  - Group travels down pipeline as a unit
  - Simpler I\$/branch prediction
    - Compiler guarantees all instructions in bundle independent
  - Doesn't help bypasses or register file
  - Not compatible across machines of different widths



#### Why Do Dynamic Scheduling?

- Why not just let the compiler schedule code?
- Not all stalls are predicable
  - e.g., cache misses
- Can't always schedule around branches
  - Branch outcome is dynamically determined
- Different implementations of an ISA have different latencies and hazards


#### Laundry Analogy: Matching socks in later load



A depends on D; stall since folder is tied up



#### Out of Order (OoO): Don't wait!



A depends on D; let the rest continue

Need more resources to allow out-of-order (2 folders)



#### **Example: In-Order Limitations #1**

12 2 3 5 8 9 10 Note: 6-stage pipeline in this example 0 4 6 11 Ld  $[r1] \rightarrow r2$ F X  $M_1$  $M_2$ W D  $\mathsf{M}_1$ add  $r2 + r3 \rightarrow r4$ d\* d\* d\*  $M_2$ F W D  $xor r4 \times r5 \rightarrow r6$ d\* d\* d\*  $M_2$ W  $\mathsf{M}_{\scriptscriptstyle 1}$ Id  $[r7] \rightarrow r4$ d\* d\* d\* X  $M_1$  $M_2$ W

- In-order pipeline, three-cycle load-use penalty
  - 2-wide
- Why not the following?

	0	1	2	3	4	5	6	7	8	9	10	11	12
Ld [r1] → r2	F	D	Х	$M_1$	M <sub>2</sub>	W,							
add r2 + r3 → 4	F	D	d*	d*	d*	X₫	$M_{1}$	$M_2$	W				
xor <b>(r4)</b> r5 → r6		F	D	d*	d*	d*	Χţ	$M_1$	$M_2$	W			
ld [r7] → (4		F	D	X	M <sub>1</sub>	M <sub>2</sub>	W						


#### **Example: In-Order Limitations #2**

	0	1	2	3	4	5	6	7	8	9	10	11	12
Ld [p1] → p2	F	D	X	$M_1$	M <sub>2</sub>	W,							
add p2 + p3 → p4	F	D	d*	d*	d*	X♠	$M_{1}$	$M_2$	W				
$xor p4 \wedge p5 \rightarrow p6$		F	D	d*	d*	d*	Χ¥	$M_1$	$M_2$	W			
ld [p7] → p8		F	D	d*	d*	d*	X	$M_1$	$M_2$	W			

- In-order pipeline, three-cycle load-use penalty
  - 2-wide
- Why not the following:

	0	1	2	3	4	5	6	7	8	9	10	11	12
Ld [p1] → p2	F	D	Х	$M_1$	M <sub>2</sub>	W,							
add p2 + p3 → <b>p4</b>	F	D	d*	d*	d*	X₫	$M_{1}$	$M_2$	W				
xor <b>(p4)</b> ^ p5 <b>→</b> p6		F	D	d*	d*	d*	Χţ	$M_1$	$M_2$	W			
ld [p7] → <b>p8</b>		F	D	X	M <sub>1</sub>	M <sub>2</sub>	W						

## Out-of-Order Pipeline (high-level view)






# Out-of-Order Pipeline (another view)

#### Fetch & decode in order

- Multiple instructions are fetched/decoded in parallel
- Insts. put in reservation stations (RS)
- Execute instructions that are ready in the reservation stations
  - Instruction operands must be ready
  - Available execution resources
- Following execution:
  - Broadcast result on bypass network
  - Signal all dependent instructions that data is ready
- Commit instructions <u>in-order</u>
  - Can commit an instruction only after all preceding instructions (in program order) have committed





#### **Out-of-Order Execution**

- Also called "Dynamic scheduling"
  - Done by the hardware on-the-fly during execution
- Looks at a "window" of instructions waiting to execute
  - HW examines a sliding window of consecutive instructions
  - Each cycle, picks the next ready instruction(s)
- Two steps to enable out-of-order execution:

Step #1: Register renaming – to avoid "false" dependencies

Step #2: Dynamically schedule – to enforce "true" dependencies

- Key to understanding out-of-order execution:
  - Data dependencies



### Dependence types (recap)

```
• RAW (Read After Write) = "true dependence" (true)
   mul r0 * r1 → (r2)
• WAW (Write After Write) = "output dependence" (false)
   mul r0 * r1→(r2
   add r1 + r3 \rightarrow (r2
• WAR (Write After Read) = "anti-dependence" (false)
   mul r0 *(r1)
   add r3 + r4 \rightarrow (r1)
 WAW & WAR are "false", Can be totally eliminated by "renaming"
```

### Register Renaming Algorithm

```
Two key data structures:
  maptable[architectural_reg] > physical_reg
  Free list: allocate (new) & free registers (implemented as a queue)
Algorithm: at "decode" stage for each instruction:
  insn.phys input1 = maptable[insn.arch input1]
   insn.phys input2 = maptable[insn.arch input2]
   insn.old phys output = maptable[insn.arch output]
  new reg = new phys reg()
  maptable[insn.arch output] = new reg
   insn.phys output = new reg
At "commit"
  Once all older instructions have committed, free register
   free phys reg(insn.old phys output)
```



xor r1 
$$^r2 \rightarrow r3$$
  
add r3 + r4  $\rightarrow$  r4  
sub r5 - r2  $\rightarrow$  r3  
addi r3 + 1  $\rightarrow$  r1

r1	p1
r2	p2
r3	р3
r4	p4
r5	p5

Map table

p6 p7 p8 p9 p10

Free-list

xor 
$$\mathbf{r1} \wedge \mathbf{r2} \rightarrow \mathbf{r3}$$
  
add  $\mathbf{r3} + \mathbf{r4} \rightarrow \mathbf{r4}$   
sub  $\mathbf{r5} - \mathbf{r2} \rightarrow \mathbf{r3}$   
addi  $\mathbf{r3} + \mathbf{1} \rightarrow \mathbf{r1}$ 

_	xor	n1	Λ	<b>n2</b>	$\rightarrow$
	ΛOΙ	Ρ'		<b>-</b>	•

r1	<b>p1</b>
r2	<b>p2</b>
r3	рЗ
r4	p4
r5	р5

Map table

p6 p7 p8 p9 p10

Free-list

xor r1 
$$^r2 \rightarrow r3$$
  
add r3 + r4  $\rightarrow$  r4  
sub r5 - r2  $\rightarrow$  r3  
addi r3 + 1  $\rightarrow$  r1

<b></b>	xor	p1 ^	p2 →	p6
---------	-----	------	------	----


r1	p1
r2	p2
r3	р3
r4	p4
r5	p5

Free-list

xor r1 
$$^{r2} \rightarrow r3$$
  
add r3 + r4  $\rightarrow$  r4  
sub r5 - r2  $\rightarrow$  r3  
addi r3 + 1  $\rightarrow$  r1

<b></b>	xor	<b>p1</b>	^ p2	$\rightarrow$	p6
---------	-----	-----------	------	---------------	----


r1	р1
r2	p2
r3	<b>p6</b>
r4	р4
r5	p5



Free-list

xor r1 
$$^r2 \rightarrow r3$$
  
add  $r3 + r4 \rightarrow r4$   
sub r5 - r2  $\rightarrow$  r3  
addi r3 + 1  $\rightarrow$  r1

r1	р1
r2	p2
r3	p6
r4	p4
r5	р5



Free-list

xor r1 
$$^{r2} \rightarrow$$
 r3  
add r3 + r4  $\rightarrow$  r4  
sub r5 - r2  $\rightarrow$  r3  
addi r3 + 1  $\rightarrow$  r1

xor p1 ^ p2 
$$\rightarrow$$
 p6  
add p6 + p4  $\rightarrow$  p7

r1	р1
r2	p2
r3	p6
r4	p4
r5	p5


Map table

p7 p8 p9 p10

Free-list

xor r1 
$$^{r2} \rightarrow$$
 r3  
add r3 + r4  $\rightarrow$  r4  
sub r5 - r2  $\rightarrow$  r3  
addi r3 + 1  $\rightarrow$  r1

r1	р1
r2	p2
r3	p6
r4	<b>p7</b>
r5	р5




Free-list

xor r1 
$$^r2 \rightarrow r3$$
  
add r3 + r4  $\rightarrow$  r4  
sub **r5** - **r2**  $\rightarrow$  r3  
addi r3 + 1  $\rightarrow$  r1

xor p1 
$$^p$$
 p2  $\rightarrow$  p6  
add p6 + p4  $\rightarrow$  p7  
sub p5 - p2  $\rightarrow$ 

r1	p1		
r2	<b>p2</b>		
r3	p6		
r4	p7		
r5	<b>p5</b>		




Free-list

xor r1 
$$^{r2} \rightarrow$$
 r3  
add r3 + r4  $\rightarrow$  r4  
sub r5 - r2  $\rightarrow$  r3  
addi r3 + 1  $\rightarrow$  r1

xor p1 
$$^p$$
 p2  $\rightarrow$  p6  
add p6 + p4  $\rightarrow$  p7  
sub p5 - p2  $\rightarrow$  p8

r1	р1
r2	p2
r3	р6
r4	р7
r5	p5




Free-list

xor r1 
$$^{r2} \rightarrow$$
 r3  
add r3 + r4  $\rightarrow$  r4  
sub r5 - r2  $\rightarrow$  **r3**  
addi r3 + 1  $\rightarrow$  r1

xor p1 
$$^p$$
 p2  $\rightarrow$  p6  
add p6 + p4  $\rightarrow$  p7  
sub p5 - p2  $\rightarrow$  p8

r1	р1
r2	p2
r3	p8
r4	р7
r5	р5

Map table




Free-list

xor r1 
$$^{r2} \rightarrow$$
 r3  
add r3 + r4  $\rightarrow$  r4  
sub r5 - r2  $\rightarrow$  r3  
addi **r3** + 1  $\rightarrow$  r1

xor p1 
$$^p$$
 p2  $\rightarrow$  p6  
add p6 + p4  $\rightarrow$  p7  
sub p5 - p2  $\rightarrow$  p8  
addi p8 + 1  $\rightarrow$ 

r1	р1
r2	p2
r3	p8
r4	р7
r5	р5

Map table



Free-list

xor r1 
$$^r2 \rightarrow r3$$
  
add r3 + r4  $\rightarrow$  r4  
sub r5 - r2  $\rightarrow$  r3  
addi r3 + 1  $\rightarrow$  r1

xor p1 
$$^p$$
 p2  $\rightarrow$  p6  
add p6 + p4  $\rightarrow$  p7  
sub p5 - p2  $\rightarrow$  p8  
addi p8 + 1  $\rightarrow$  p9

r1	p1
r2	p2
r3	p8
r4	р7
r5	p5

Map table

**p9** p10

Free-list

xor r1 
$$^r2 \rightarrow r3$$
  
add r3 + r4  $\rightarrow$  r4  
sub r5 - r2  $\rightarrow$  r3  
addi r3 + 1  $\rightarrow$  **r1**

xor p1 
$$^p$$
 p2  $\rightarrow$  p6  
add p6 + p4  $\rightarrow$  p7  
sub p5 - p2  $\rightarrow$  p8  
addi p8 + 1  $\rightarrow$  p9

r1	<b>p9</b>
r2	p2
r3	p8
r4	p7
r5	p5

Map table



Free-list

# Register Renaming Summary

- To eliminate register conflicts/hazards
- "Architected" vs "Physical" registers level of indirection

FreeList

- Names: r1,r2,r3
- Locations: p1,p2,p3,p4,p5,p6,p7
- Original mapping: r1→p1, r2→p2, r3→p3, p4-p7 are "available"

<u> MapTable</u>						
	r1	r2	r3			
	p1	p2	р3			
Time	<b>p</b> 4	<b>p</b> 2	р3			
	<b>p4</b>	p2 p5				
	p4	p2	<b>p</b> 6			

p4,p5,p6,p7
p5,p6,p7
p6,p7
p7


7	add $r2,r3 \rightarrow r1$
	sub r2, r1 7 r3
	mul r2,r3→r3
	div r1,4→r1

r2,r3 <b>→</b> r1	add p2,p3→p4
r2, r1 7 r3	sub p2,p4 p5
r2,r3 r3	mul p2, p5 → p6
r1,4→r1	div p4,4→p7

Original insns Renamed insns


- Renaming conceptually write each register once
  - Removes false dependences
  - Leaves true dependences intact!
- When to reuse a physical register? After overwriting insn done

### **Out-of-Order Pipeline**





# **Dynamic Scheduling Overview**



- Instructions fetch/decoded/renamed into Instruction Buffer
  - Also called "instruction window" or "instruction scheduler"
- Instructions (conceptually) check ready bits every cycle
  - Execute oldest "ready" instruction, set output as "ready"



# Dynamic Scheduling/Issue Algorithm


- Data structures:
  - Ready table[phys\_reg] → yes/no (part of "issue queue")
- Algorithm at "issue" stage (prior to read registers):

- Multiple-cycle instructions? (such as loads)
  - For an insn with latency of N, set "ready" bit N-1 cycles in future



#### **Dispatch**

- Put renamed instructions into out-of-order structures
- Re-order buffer (ROB)
  - Holds instructions from Fetch through Commit
- Issue Queue/Reservation Station
  - Central piece of scheduling logic
  - Holds instructions from Dispatch through Issue
  - Tracks ready inputs
    - Physical register names + ready bit
    - "AND" the bits to tell if ready





#### **Dispatch Steps**

- Allocate Issue Queue (IQ) slot
  - Full? Stall
- Read ready bits of inputs
  - 1-bit per physical reg
- Clear ready bit of output in table
  - Instruction has not produced value yet
- Write data into Issue Queue (IQ) slot



xor p1 
$$^$$
 p2  $\rightarrow$  p6  
add p6 + p4  $\rightarrow$  p7  
sub p5 - p2  $\rightarrow$  p8  
addi p8 + 1  $\rightarrow$  p9

#### **Issue Queue/Reservation Station**

Insn	Inp1	R	Inp2	R	Dst	Bday

p1	У
p2	У
рЗ	У
p4	У
p5	У
p6	У
р7	У
p8	У
р9	У

xor p1  $^$  p2  $\rightarrow$  p6 add p6 + p4  $\rightarrow$  p7 sub p5 - p2  $\rightarrow$  p8 addi p8 + 1  $\rightarrow$  p9

#### **Issue Queue**

Insn	Inp1	R	Inp2	R	Dst	Bday
xor	p1	у	p2	У	p6	0

p1	У
p2	у
рЗ	у
p4	у
р5	V
ро	У
рб р6	n
<u> </u>	
<b>p6</b>	n



xor p1  $^$  p2  $\rightarrow$  p6 add p6 + p4  $\rightarrow$  p7 sub p5 - p2  $\rightarrow$  p8 addi p8 + 1  $\rightarrow$  p9

#### **Issue Queue**

Insn	Inp1	R	Inp2	R	Dst	Bday
xor	p1	у	p2	у	р6	0
add	p6	n	p4	у	p7	1

p1	У
p2	У
рЗ	У
p4	У
р5	У
p6	n
р7	n
p8	у
p9	у



xor p1  $^$  p2  $\rightarrow$  p6 add p6 + p4  $\rightarrow$  p7 sub p5 - p2  $\rightarrow$  p8 addi p8 + 1  $\rightarrow$  p9

#### **Issue Queue**

Insn	Inp1	R	Inp2	R	Dst	Bday
xor	p1	у	p2	у	р6	0
add	р6	n	p4	у	р7	1
sub	p5	у	p2	у	p8	2

p1	У
p2	у
р3	у
p4	у
р5	у
р6	n
р7	n
p8	n
р9	У



xor p1  $^$  p2  $\rightarrow$  p6 add p6 + p4  $\rightarrow$  p7 sub p5 - p2  $\rightarrow$  p8 addi p8 + 1  $\rightarrow$  p9


#### **Issue Queue**

Insn	Inp1	R	Inp2	R	Dst	Bday
xor	p1	у	p2	у	р6	0
add	р6	n	p4	у	p7	1
sub	p5	у	p2	у	p8	2
addi	p8	n		у	p9	3

p1	У
p2	у
рЗ	у
p4	у
р5	у
р6	n
р7	n
p8	n
р9	n




#### **Out-of-Order Pipeline**





### Out-of-order pipeline

- Execution (out-of-order) stages
- Select ready instructions
  - Send for execution
- Wakeup dependents



# Dynamic Scheduling/Issue Algorithm

- Data structures:
  - Ready table[phys\_reg] → yes/no (part of issue queue)
- Algorithm at "schedule" stage (prior to read registers):

```
foreach instruction:
   if table[insn.phys_input1] == ready &&
      table[insn.phys_input2] == ready then
            insn is "ready"
select the oldest "ready" instruction
   table[insn.phys output] = ready
```



### Issue = Select + Wakeup

- Select oldest of "ready" instructions
  - "xor" is the oldest ready instruction below
  - "xor" and "sub" are the two oldest ready instructions below
  - Note: may have resource constraints: i.e. load/store/floating point

xor p1 
$$^p$$
 p2  $\rightarrow$  p6  
add p6 + p4  $\rightarrow$  p7  
sub p5 - p2  $\rightarrow$  p8  
addi p8 + 1  $\rightarrow$  p9

Insn	Inp1	R	Inp2	R	Dst	Bday
xor	p1	у	p2	у	р6	0
add	р6	n	p4	у	p7	1
sub	p5	у	p2	у	p8	2
addi	p8	n		у	р9	3

Ready!

Ready!

#### Issue = Select + Wakeup

- Wakeup dependent instructions
  - Search for destination (Dst) in inputs & set "ready" bit

 Implemented with a special memory array circuit called a Content Addressable Memory (CAM)
 Ready bits

Also update ready-bit table for future instructions


Insn	Inp1	R	Inp2	R	Dst	Bday
xor	p1	У	p2	у	p6	0
add	p6	y	p4	у	p7	1
sub	p5	У	p2	у	p8	2
addi	p8	y		у	р9	3

- For multi-cycle operations (loads, floating point)
  - Wakeup deferred a few cycles
  - Include checks to avoid structural hazards

p1	У
p2	у
рЗ	у
p4	у
р5	у
<b>p6</b>	y
р7	n
<b>p8</b>	y
р9	n
•	

#### **CAM: Content Addressable Memory**

- A circuit that combines comparison and storage in a single device
- Send the data and the CAM looks to see if it has a copy and returns the index of the matching row
- can afford to implement much higher set associativity



More details on canvas Files>Reading Materials> CAM\_Reading.pdf




#### Issue


- Select/Wakeup one cycle
- Dependent instructions execute on back-to-back cycles
  - Next cycle: add/addi are ready:


Insn	Inp1	R	Inp2	R	Dst	Bday
add	p6	у	p4	у	p7	1
addi	p8	у		у	р9	3


- Issued instructions are removed from issue queue
  - Free up space for subsequent instructions





























#### Re-order Buffer (ROB)

- ROB entry holds all info for recovery/commit
  - All instructions & in order
  - Architectural register names, physical register names, insn type
  - Not removed until very last thing ("commit")
- Operation
  - Fetch: insert at tail (if full, stall)
  - Commit: remove from head (if not yet done, stall)
- Purpose: tracking for in-order commit
  - Maintain appearance of in-order execution
  - Needed to support:
    - Misprediction recovery
    - Freeing of physical registers



# **Out-of-Order Pipeline**



In-order commit



### Renaming revisited

- Track (or "log") the "overwritten register" in ROB
  - Free this register at commit
  - Also used to restore the map table on "recovery"
    - Used for branch misprediction recovery

# Register Renaming Algorithm (Full)

- Two key data structures:
  - maptable[architectural\_reg] → physical\_reg
  - Free list: allocate (new) & free registers (implemented as a queue)
- Algorithm: at "decode" stage for each instruction:

```
insn.phys_input1 = maptable[insn.arch_input1]
insn.phys_input2 = maptable[insn.arch_input2]
insn.old_phys_output = maptable[insn.arch_output]
new_reg = new_phys_reg()
maptable[insn.arch_output] = new_reg
insn.phys_output = new_reg
```

- At "commit"
  - Once all older instructions have committed, free register free phys reg(insn. old phys output)



#### Recovery

- Completely remove wrong path instructions
  - Flush from IQ
  - Remove from ROB
  - Restore map table to before misprediction
  - Free destination registers
- How to restore map table/register map?
  - Option #1: log-based reverse renaming to recover each instruction
    - Tracks the old mapping to allow it to be reversed
    - Done sequentially for each instruction (slow)
    - See next slides
  - Option #2: checkpoint-based recovery
    - Checkpoint state of maptable and free list each cycle
    - Faster recovery, but requires more state
  - Option #3: hybrid (checkpoint for branches, unwind for others)



xor r1 
$$^r2 \rightarrow r3$$
  
add r3 + r4  $\rightarrow$  r4  
sub r5 - r2  $\rightarrow$  r3  
addi r3 + 1  $\rightarrow$  r1

r1	p1
r2	p2
r3	рЗ
r4	p4
r5	p5

Map table

Free-list

xor r1 
$$^r$$
 r2  $\rightarrow$  r3  
add r3 + r4  $\rightarrow$  r4  
sub r5 - r2  $\rightarrow$  r3  
addi r3 + 1  $\rightarrow$  r1

[p3]

r1	p1
r2	p2
r3	р3
r4	p4
r5	p5

p6 p7 p8 p9 p10

Free-list

xor r1 
$$^{r2} \rightarrow$$
 r3  
add r3 + r4  $\rightarrow$  r4  
sub r5 - r2  $\rightarrow$  r3  
addi r3 + 1  $\rightarrow$  r1

<b></b>	xor	p1	^ p2	$\rightarrow$	p6
<b></b>	XOI	рι	^ pz	7	þο

r1	p1
r2	p2
r3	p6
r4	p4
r5	р5

p7 p8 p9 p10

Free-list

xor r1 
$$^r2 \rightarrow r3$$
  
add r3 + r4  $\rightarrow$  r4  
sub r5 - r2  $\rightarrow$  r3  
addi r3 + 1  $\rightarrow$  r1

	xor p1 $^{2}$ p2 $\rightarrow$ p6
<b></b>	add p6 + p4 →

[	p3	]
[	<b>p4</b>	]

r1	p1
r2	p2
r3	p6
r4	p4
r5	p5

p7 p8 p9 p10

Free-list

xor r1 
$$^r2 \rightarrow r3$$
  
add r3 + r4  $\rightarrow$  r4  
sub r5 - r2  $\rightarrow$  r3  
addi r3 + 1  $\rightarrow$  r1

	xor	p1	^ p	2 -	<b>→</b>	p6
<b>→</b>	add	p6	<b>+</b> p	4 -	<b>→</b>	p7

[	p3	]
[	p4	]

r1	р1
r2	p2
r3	p6
r4	<b>p7</b>
r5	р5

Map table

p8 p9 p10


Free-list

xor r1 
$$^{r2} \rightarrow$$
 r3  
add r3 + r4  $\rightarrow$  r4  
sub r5 - r2  $\rightarrow$  r3  
addi r3 + 1  $\rightarrow$  r1

	$xor p1 ^p2 \rightarrow p6$
	add p6 + p4 $\rightarrow$ p7
<b></b>	sub p5 - p2 →

L	p3	]
[	p4	]
[	p6	]

r1	p1
r2	p2
r3	<b>p6</b>
r4	p7
r5	p5



Free-list

xor r1 
$$^{r2} \rightarrow$$
 r3  
add r3 + r4  $\rightarrow$  r4  
sub r5 - r2  $\rightarrow$  r3  
addi r3 + 1  $\rightarrow$  r1

[	p3	]
[	p4	]
[	р6	]

r1	р1
r2	p2
r3	p8
r4	р7
r5	р5

Map table




Free-list

xor r1 
$$^{r2} \rightarrow$$
 r3  
add r3 + r4  $\rightarrow$  r4  
sub r5 - r2  $\rightarrow$  r3  
addi r3 + 1  $\rightarrow$  r1

```
xor p1 ^ p2 → p6
add p6 + p4 → p7
sub p5 - p2 → p8
addi p8 + 1 →
```

[	р3	]
[	p4	]
[	p6	]
[	p1	]

r1	<b>p1</b>
r2	p2
r3	p8
r4	р7
r5	p5



Free-list

xor r1 
$$^r$$
 r2  $\rightarrow$  r3  
add r3 + r4  $\rightarrow$  r4  
sub r5 - r2  $\rightarrow$  r3  
addi r3 + 1  $\rightarrow$  r1

xor p1 
$$^p$$
 p2  $\rightarrow$  p6  
add p6 + p4  $\rightarrow$  p7  
sub p5 - p2  $\rightarrow$  p8  
addi p8 + 1  $\rightarrow$  p9

	p3	]
[	p4	]
[	p6	]
[	p1	]

r1	<b>p9</b>
r2	p2
r3	p8
r4	р7
r5	р5

Map table



Free-list

#### Now, let's use this info. to recover from a branch misprediction

#### Branch on Not Zero

#### →bnz r1 loop

xor r1 
$$^$$
 r2  $\rightarrow$  r3  
add r3 + r4  $\rightarrow$  r4  
sub r5 - r2  $\rightarrow$  r3  
addi r3 + 1  $\rightarrow$  r1

#### bnz p1, loop

xor	р1	^ p	2 -	<ul><li>p6</li></ul>
add	p6	+ p	4 -	<b>→</b> p7
sub	р5	- p2	2 <b>→</b>	p8
addi	n8	4 1	1 →	n9

L	þΟ
ſ	p1

Free-list

bnz r1 loop xor r1  $^{r2} \rightarrow ^{r3}$ add r3 + r4  $\rightarrow$  r4 sub r5 - r2  $\rightarrow$  r3 addi r3 + 1  $\rightarrow$  r1

bnz p1, loop
xor p1 $^p$ p2 $\rightarrow$ p6
add p6 + p4 $\rightarrow$ p7
sub p5 - p2 $\rightarrow$ p8
addi p8 + 1 $\rightarrow$ p9

[	]
[	p3]
[	p4]
[	p6]
[	p1]

r1	<b>p1</b>
r2	p2
r3	p8
r4	р7
r5	p5

Map table




Free-list

bnz r1 loop xor r1  $^{r2} \rightarrow ^{r3}$ add r3 + r4  $\rightarrow$  r4 sub r5 - r2  $\rightarrow$  r3

bnz p1, loop
xor p1 $^p$ p2 $\rightarrow$ p6
add p6 + p4 $\rightarrow$ p7
sub p5 - p2 $\rightarrow$ p8

[	]
[	p3]
[	p4]
[	p6]

r1	p1
r2	p2
r3	<b>p6</b>
r4	р7
r5	p5




Free-list

bnz r1 loop xor r1  $^{r2} \rightarrow ^{r3}$ add r3 + r4  $\rightarrow$  r4

bnz p1, loop  
xor p1 
$$^p$$
 p2  $\rightarrow$  p6  
add p6 + p4  $\rightarrow$  p7

[ p3] [p4]

r1	p1
r2	p2
r3	p6
r4	<b>p4</b>
r5	p5



Free-list

bnz r1 loop xor r1  $^{r2} \rightarrow$  r3

bnz p1, loop  
xor p1 
$$^p$$
 p2  $\rightarrow$  p6

[ p3]

r1	p1
r2	p2
r3	<b>p3</b>
r4	p4
r5	р5

Free-list

bnz r1 loop

bnz p1, loop

]

r1 p1
r2 p2
r3 p3
r4 p4
r5 p5

Map table

p6 p7 p8 p9 p10

Free-list

#### Commit

xor r1 
$$^r2 \rightarrow r3$$
  
add r3 + r4  $\rightarrow$  r4  
sub r5 - r2  $\rightarrow$  r3  
addi r3 + 1  $\rightarrow$  r1

xor p1 ^ p2 
$$\rightarrow$$
 p6  
add p6 + p4  $\rightarrow$  p7  
sub p5 - p2  $\rightarrow$  p8  
addi p8 + 1  $\rightarrow$  p9

- Commit: instruction becomes architected state
  - In-order, only when instructions are finished
  - Free overwritten register (why?)

## Freeing over-written register

xor r1 
$$^{\uparrow}$$
 r2  $\rightarrow$  r3  
add r3  $^{\downarrow}$  r4  $\rightarrow$  r4  
sub r5 - r2  $\rightarrow$  r3  
addi r3 + 1  $\rightarrow$  r1

$xor p1^p2 \rightarrow p6$	[ p3 ]
add p6 + p4 $\rightarrow$ p7	[ p4 ]
sub p5 - p2 → p8	[ p6 ]
addi p8 + 1 → p9	[p1]

- P3 was r3 **before** xor
- P6 is r3 after xor
  - Anything older than xor should read p3
  - Anything younger than xor should read p6 (until another insn writes r3)
- At commit of xor, no older instructions exist

xor r1 
$$^{r2} \rightarrow$$
 r3  
add r3 + r4  $\rightarrow$  r4  
sub r5 - r2  $\rightarrow$  r3  
addi r3 + 1  $\rightarrow$  r1

xor p1 
$$^p$$
 p2  $\rightarrow$  p6  
add p6 + p4  $\rightarrow$  p7  
sub p5 - p2  $\rightarrow$  p8  
addi p8 + 1  $\rightarrow$  p9

r1	р9
r2	p2
r3	p8
r4	р7
r5	р5

Map table



Free-list

xor r1 
$$^r2 \rightarrow r3$$
  
add r3 + r4  $\rightarrow$  r4  
sub r5 - r2  $\rightarrow$  r3  
addi r3 + 1  $\rightarrow$  r1

xor p1 
$$^p$$
 p2  $\rightarrow$  p6  
add p6 + p4  $\rightarrow$  p7  
sub p5 - p2  $\rightarrow$  p8  
addi p8 + 1  $\rightarrow$  p9

r1	р9
r2	p2
r3	p8
r4	р7
r5	р5



Free-list

add r3 + r4 
$$\rightarrow$$
 r4  
sub r5 - r2  $\rightarrow$  r3  
addi r3 + 1  $\rightarrow$  r1

add p6 + p4 
$$\rightarrow$$
 p7  
sub p5 - p2  $\rightarrow$  p8  
addi p8 + 1  $\rightarrow$  p9

r1	р9
r2	p2
r3	p8
r4	р7
r5	p5

Free-list

sub r5 - r2 
$$\rightarrow$$
 r3 addi r3 + 1  $\rightarrow$  r1

sub p5 - p2 
$$\rightarrow$$
 p8 addi p8 + 1  $\rightarrow$  p9

r1	p9
r2	p2
r3	p8
r4	p7
r5	p5


Free-list

r1	р9
r2	p2
r3	p8
r4	р7
r5	р5

Free-list

r1	p9
r2	p2
r3	p8
r4	p7
r5	p5


Map table



Free-list



### **OoO Summary**





#### Out-of-Order Execution (Major Steps)

- Basically, "unroll loops" in hardware
  - Step 1: Fetch instructions in program order
  - Step 2: Predict branches as taken/untaken
  - Step 3: Register renaming to avoid "false" dependencies
  - Step 4: Collection of renamed instructions might execute in a window
  - Step 5: Execute instructions with ready operands in 1 of multiple functional units
  - Step 6: Buffer results of executed instructions until predicted branches are resolved in reorder buffer
  - Step 7: If predicted branch correctly, commit results in program order
  - Step 8: If predicted branch incorrectly, discard all dependent results and start with correct PC



#### **OoO Summary**

- 3 major units operating in parallel:
  - Instruction fetch and issue unit
    - Issues instructions in program order
  - Many parallel functional (execution) units
    - Each unit has an input buffer called a Reservation Station
    - Holds operands and records the operation
    - Can execute instructions out-of-order (OOO)
  - Commit unit
    - Saves results from functional units in Reorder Buffers
    - Stores results once branch resolved so OK to execute
    - Commits results in program order

# Important Concepts (So far)

- Static Scheduling
- Dynamic Scheduling
- Register Renaming
- Dispatch
- Issue
- Commit

## **Dynamic Scheduling Example**

#### Dynamic Scheduling Example

- The following slides are a detailed but concrete example
- Yet, it contains enough detail to be overwhelming
  - Try not to worry about the details
- Focus on the big picture:

Hardware can reorder instructions to extract instruction-level parallelism

#### Recall: Motivating Example

	0	1	2	3	4	5	6	7	8	9	10	11	12
ld [p1] → p2	F	Di	I	RR	Χ	$M_1$	$M_2$	W	С				
add p2 + p3 $\rightarrow$ p4	F	Di				I	RR	X◀	W,	С			
$xor p4^{\wedge} p5 \rightarrow p6$		F	Di				I	RR	X	W	С		
ld [p7] → p8		F	Di	I	RR	Χ	$M_1$	$M_2$	W		С		

- How would this execution occur cycle-by-cycle?
- Execution latencies assumed in this example:
  - Loads have two-cycle load-to-use penalty
    - Three cycle total execution latency
  - All other instructions have single-cycle execution latency
- "Issue queue": hold all waiting (un-executed) instructions
  - Holds ready/not-ready status
  - Faster than looking up in ready table each cycle

#### Out-of-Order Pipeline – Cycle 0

	0	1	2	3	4	5	6	7	8	9	10	11	12
ld [r1] → r2	F												
add r2 + r3 → r4	F												
$xor r4 \xrightarrow{\wedge} r5 \rightarrow r6$													
ld [r7] → r4													

1	<b>⁄</b> laр	Re	eady
	able	Ta	able
<u>-1</u>	n0	p1	yes
r1	p8	p2	yes
r2	p7	р3	yes
r3	p6	p4	yes
	•	p5	yes
r4	p5	p6	yes
r5	p4	р7	yes
r6	р3	p8	yes
	-	p9	
r7	p2	p10	
r8	p1	p11	
	-	p12	

Reorder Buffer

Insn	To Free	Done?
ld		no
add		no

Insn	Src1	R?	Src2	R?	Dest	Bdy

#### Out-of-Order Pipeline – Cycle 1a

	0	1	2	3	4	5	6	7	8	9	10	11	12
ld [r1] → r2	F	Di											
add r2 + r3 $\rightarrow$ r4	F												
$xor r4 \xrightarrow{f} r5 \rightarrow r6$													
ld [r7] → r4													

	1ap able		eady able
10	able	p1	
r1	p8	p1 p2	ye:
r2	р9	p2 p3	-
1 4	РЭ		ye
r3	р6	p4	ye
	•	p5	ye
r4	p5	p6	ye
r5	p4	p7	ye
r6	р3	p8	ye
10	PS	p9	nc
r7	p2	p10	
r8	p1	p11	
	ı	ا ہے ا	

110	Lady	
Ta	able	_
p1	yes	
p2	yes	
p3	yes	
p4	yes	
p5	yes	
p6	yes	
p7	yes	
p8	yes	
p9	no	
10		
11		
12		

Reorder Buffer	
Buffer	
	ı

Insn	To Free	Done?
ld	р7	no
add		no

Insn	Src1	R?	Src2	R?	Dest	Bdy
ld	p8	yes		yes	p9	0

#### Out-of-Order Pipeline – Cycle 1b

	0	1	2	3	4	5	6	7	8	9	10	11	12
ld [r1] → r2	F	Di											
add r2 + r3 $\rightarrow$ r4	F	Di											
$xor r4 \xrightarrow{f} r5 \rightarrow r6$													
ld [r7] → r4													

Map Table								
r1	p8							
r2	р9							
r3	p6							
r4	p10							
r5	p4							
r6	р3							
r7	p2							
r8	p1							

Ready									
Table									
p1	yes								
p2	yes								
рЗ	yes								
p4	yes								
p5	yes								
p6	yes								
p7	yes								
p8	yes								
p9	no								
010	no								
011									
012									

Reorder Buffer	
Buffer	

Insn	To Free	Done?
ld	р7	no
add	p5	no

Insn	Src1	R?	Src2	R?	Dest	Bdy
ld	p8	yes		yes	p9	0
add	р9	no	p6	yes	p10	1

#### Out-of-Order Pipeline – Cycle 1c

	0	1	2	3	4	5	6	7	8	9	10	11	12
ld [r1] → r2	F	Di											
add r2 + r3 $\rightarrow$ r4	F	Di											
$xor r4 \xrightarrow{\wedge} r5 \rightarrow r6$		F											
ld [r7] → r4		F											

Map Table								
	I							
p8								
р9								
p6								
p10								
p4								
р3								
p2								
p1								
	p8 p9 p6 p10 p4 p3 p2							

Ready Table p1 yes p2 yes p3 yes p4 yes **p5** yes p6 yes p7 yes p8 yes p9 no p10 no p11 p12

Reorder Buffer

1	Insn	To Free	Done?
•	ld	р7	no
	add	p5	no
	xor		no
	ld		no

Insn	Src1	R?	Src2	R?	Dest	Bdy
ld	p8	yes		yes	p9	0
add	р9	no	p6	yes	p10	1

#### Out-of-Order Pipeline – Cycle 2a

	0	1	2	3	4	5	6	7	8	9	10	11	12
ld [r1] → r2	F	Di	I										
add r2 + r3 $\rightarrow$ r4	F	Di											
$xor r4 \xrightarrow{f} r5 \rightarrow r6$		F											
ld [r7] → r4		F											

T <u>able</u>	
r1 p8	
r2 p9	
r3 p6	
r4 p10	
r5 p4	
r6 p3	
r7 p2	
r8 p1	

Ready Table p1 yes p2 yes p3 yes p4 yes **p5** yes p6 yes p7 yes p8 yes p9 no p10 no p11 p12

Reorder Buffer

-[	Insn	To Free	Done?
-	ld	р7	no
	add	p5	no
	xor		no
I	ld		no

-						
Insn	Src1	R?	Src2	R?	Dest	Bdy
ld	p8	yes		yes	р9	0
add	p9	no	p6	yes	p10	1

	0	1	2	3	4	5	6	7	8	9	10	11	12
ld [r1] → r2	F	Di	I										
add r2 + r3 $\rightarrow$ r4	F	Di											
$xor r4 \xrightarrow{\wedge} r5 \rightarrow r6$		F	Di										
ld [r7] → r4		F											

Map Table						
r1	p8					
r2	p9					
r3	p6					
r4	p10					
r5	p4					
r6	p11					
r7	p2					
r8	p1					

Ready							
Table							
p1	yes						
p2	yes						
p3	yes						
p4	yes						
p5	yes						
p6	yes						
p7	yes						
p8	yes						
p9	no						
010	no						
011	no						
12							

Reorder	Insn	To Free	Done?
Buffer	ld	p7	no
	add	p5	no
	xor	р3	no
JIA	ld		no

Issue Queue

Insn	Src1	R?	Src2	R?	Dest	Bdy
<del>-ld</del>	<del>p8</del>	yes		yes	<del>p9</del>	0
add	p9	no	p6	yes	p10	1
xor	p10	no	p4	yes	p11	2

	0	1	2	3	4	5	6	7	8	9	10	11	12
ld [r1] → r2	F	Di	I										
add r2 + r3 $\rightarrow$ r4	F	Di											
$xor r4 \xrightarrow{\wedge} r5 \rightarrow r6$		F	Di										
ld [r7] → r4		F	Di										

Map Table						
10	abic					
r1	p8					
r2	р9					
r3	p6					
r4	p12					
r5	p4					
r6	p11					
r7	p2					
r8	p1					
		-				

Ready						
Table						
p1	yes					
p2	yes					
p3	yes					
p4	yes					
p5	yes					
p6	yes					
p7	yes					
p8	yes					
p9	no					
10	no					
11	no					
12	no					

D l			
Reorder	Insn	To Free	Done?
Buffer	ld	p7	no
	add	p5	no
	xor	р3	no
Issue Queue	ld	p10	no
10000 Q0000			

Insn	Src1	R?	Src2	R?	Dest	Bdy
Id	<del>p8</del>	VOC		VOC	n0	0
lu	ро	yCS		yCS	ל	)
add	p9	no	p6	yes	p10	1
xor	p10	no	p4	yes	p11	2
ld	p2	yes		yes	p12	3

	0	1	2	3	4	5	6	7	8	9	10	11	12
ld [r1] → r2	H	Di	Ι	RR									
add r2 + r3 → r4	F	Di											
$xor r4 \xrightarrow{\wedge} r5 \rightarrow r6$		F	Di										
ld [r7] → r4		F	Di	I									

Map						
16	able	Ī				
r1	p8					
r2	р9					
r3	p6					
r4	p12					
r5	p4					
r6	p11					
r7	p2					
r8	p1					
		•				

Ready								
Table								
p1	yes							
p2	yes							
p3	yes							
p4	yes							
p5	yes							
p6	yes							
p7	yes							
p8	yes							
p9	no							
010	no							
011	no							
12	no							

Reorder	Insn	To Free	Done?
Buffer	ld	р7	no
	add	p5	no
	xor	р3	no
Issue Queue	ld	p10	no

	<del>2</del>					
Insn	Src1	R?	Src2	R?	Dest	Bdy
ld	<del>p8</del>	ves		ves	<del>p9</del>	0
	Ρ σ	,		,		
add	p9	no	p6	yes	p10	1
xor	p10	no	p4	yes	p11	2
ld	p2	yes		yes	p12	3

	0	1	2	3	4	5	6	7	8	9	10	11	12
ld [r1] → r2	F	Di	Ι	RR	Χ								
add r2 + r3 → r4	F	Di											
$xor r4 \xrightarrow{\wedge} r5 \rightarrow r6$		F	Di										
ld [r7] → r4		F	Di	I	RR								

Issue Queue

Map Table							
r1	p8						
r2	р9						
r3	p6						
r4	p12						
r5	p4						
r6	p11						
r7	p2						
r8	p1						

Ready								
T <u>able</u>								
p1	yes							
p2	yes							
p3	yes							
p4	yes							
p5	yes							
p6	yes							
p7	yes							
p8	yes							
p9	yes							
10	no							
)11	no							
12	no							

Reorder	Insn	To Free	Done?
Buffer	ld	р7	no
	add	p5	no
	xor	р3	no

•	ld	p7	no
	add	p5	no
	xor	р3	no
	ld	p10	no
	-		<del>-</del>

Insn	Src1	R?	Src2	R?	Dest	Bdy
ld	p8	yes		yes	<del>- p9</del>	0
		7		7		
add	p9	yes	p6	yes	p10	1
xor	p10	no	p4	yes	p11	2
Id	n2	VOC		VOC	n17	2
Iu	PΣ	yes		yes	PIZ	5

	0	1	2	3	4	5	6	7	8	9	10	11	12
ld [r1] → r2	F	Di	Ι	RR	Χ	$M_1$							
add r2 + r3 → r4	F	Di				Ι							
$xor r4 \xrightarrow{f} r5 \rightarrow r6$		F	Di										
ld [r7] → r4		F	Di	Ι	RR	Χ							

Map Table							
r1	p8						
r2	p9						
r3	p6						
r4	p12						
r5	p4						
r6	p11						
r7	p2						
r8	p1						

Ready								
Table								
p1	yes							
p2	yes							
рЗ	yes							
p4	yes							
p5	yes							
p6	yes							
p7	yes							
p8	yes							
p9	yes							
10	yes							
11	no							
12	no							

Reorder	Insn	To Free	Done?
Buffer	ld	р7	no
	add	p5	no
	xor	р3	no
Issue Queue	ld	p10	no

Insn	Src1	R?	Src2	R?	Dest	Bdy
ld	<del>p8</del>	yes		yes	<del>p9</del>	0
add	р9	yes	p6	yes	p10	1
xor	p10	yes	p4	yes	p11	2
Id	n2	VOC		VOC	n17	2
iu	PΣ	ycs		ycs	PIZ	)

	0	1	2	3	4	5	6	7	8	9	10	11	12
ld [r1] → r2	F	Di	Ι	RR	Χ	$M_1$							
add r2 + r3 $\rightarrow$ r4	F	Di				Ι							
$xor r4 \xrightarrow{f} r5 \rightarrow r6$		F	Di										
ld [r7] → r4		F	Di	Ι	RR	Χ							

	Map Table							
r1	p8							
r2	p9							
r3	p6							
r4	p12							
r5	p4							
r6	p11							
r7	p2							
r8	p1							
-	·							

Re	Ready							
Table								
p1	yes							
p2	yes							
p3	yes							
p4	yes							
p5	yes							
p6	yes							
p7	yes							
p8	yes							
p9	yes							
10	yes							
11	no							
12	ves							

Reorder	Insn	To Free	Done?
Buffer	ld	р7	no
	add	p5	no
	xor	р3	no
Issue Queue	ld	p10	no

	~					
Insn	Src1	R?	Src2	R?	Dest	Bdy
Id	n0	VOC		VOC	n0	0
lu	ро	ycs		ycs	P	0
244	<del>p9</del>	VOC	p6	VOC	<del>p10</del>	1
auu	РЭ	yes	ро	yes	bro	1
xor	p10	yes	p4	yes	p11	2
Ы	n2	VOC		VOC	n12	2
lu	PΣ	yes		yes	PIZ	)

	0	1	2	3	4	5	6	7	8	9	10	11	12
ld [r1] → r2	F	Di	I	RR	Χ	$M_1$	$M_2$						
add r2 + r3 $\rightarrow$ r4	F	Di				Ι	RR						
$xor r4 \xrightarrow{\wedge} r5 \rightarrow r6$		F	Di				I						
ld [r7] → r4		F	Di	I	RR	Χ	$M_1$						

	Map Table							
r1	p8							
r2	p9							
r3	p6							
r4	p12							
r5	p4							
r6	p11							
r7	p2							
r8	p1							

Ready							
Table							
p1	yes						
p2	yes						
рЗ	yes						
p4	yes						
p5	yes						
p6	yes						
p7	yes						
p8	yes						
p9	yes						
10	yes						
11	yes						
12	yes						

Reorder	Insn	To Free	Done?
Buffer	ld	р7	no
	add	p5	no
	xor	р3	no
Issue Queue	ld	p10	no

Insn	Src1	R?	Src2	R?	Dest	Bdy
Id	n0	VOC		VOC	n0	0
lu	ро	ycs		yCS	РЭ	0
مطط	<b>5</b> 0	VOC	n6	VOC	n10	1
auu	ρb	yes	þo	yes	bio	1
xor	p10	yes	p4	yes	p11	2
Ы	n2	VOC		VOC	n12	2
lu	PΣ	yes		<b>y</b> C3	PIZ	)

	0	1	2	3	4	5	6	7	8	9	10	11	12
ld [r1] → r2	F	Di	I	RR	Χ	$M_1$	$M_2$	W,					
add r2 + r3 $\rightarrow$ r4	F	Di				Ι	RR	Χţ					
$xor r4 \xrightarrow{f} r5 \rightarrow r6$		F	Di				I	RR					
ld [r7] → r4		F	Di	Ι	RR	Χ	$M_1$	$M_2$					

Map				
abic	ı			
p8				
р9				
p6				
p12				
p4				
p11				
p2				
p1				
	p8 p9 p6 p12 p4 p11 p2			

Ready Table p1 yes p2 yes p3 yes p4 yes **p5** yes p6 yes p7 yes p8 yes p9 yes p10 yes p11 yes p12 yes

Reorder	Insn	To Free	Done
Buffer	· Id	p7	yes
	add	p5	no
	xor	рЗ	no
Issue Queue	ld	p10	no
155uc Qucuc			

	~					
Insn	Src1	R?	Src2	R?	Dest	Bdy
Id	n0	VOC		VOC	n0	0
lu	po	ycs		ycs	P	0
244	<del>p9</del>	VOC	p6	VOC	<del>p10</del>	1
auu	P3	yes	po	yes	bro	1
vor	n10	VOC	n/l	VOC	<del>p11</del>	2
XOI	Pio	yes	Pi	yes	bii	
Ы	n2	VOC		VOC	n17	2
lu	PΣ	yes		yes	PIZ	,

	0	1	2	3	4	5	6	7	8	9	10	11	12
ld [r1] → r2	F	Di	I	RR	Χ	$M_1$	$M_2$	W,	С				
add r2 + r3 $\rightarrow$ r4	F	Di				I	RR	Χţ					
$xor r4 \xrightarrow{\wedge} r5 \rightarrow r6$		F	Di				Ι	RR					
ld [r7] → r4		F	Di	Ι	RR	Χ	$M_1$	$M_2$					

Map				
abic	ı			
p8				
р9				
p6				
p12				
p4				
p11				
p2				
p1				
	p8 p9 p6 p12 p4 p11 p2			

Ready Table p1 yes p2 yes p3 yes p4 yes **p5** yes p6 yes p7 p8 yes p9 yes p10 yes p11 yes p12 yes

Reorder	Insn	To Free	Done
Buffer Buffer	ld	<del>p7</del>	yes
	add	p5	no
	xor	р3	no
Issue Queue	ld	p10	no

	<b>Q</b> 4040				-	-
Insn	Src1	R?	Src2	R?	Dest	Bdy
Id	n0	VOC		VOC	<del>p9</del>	0
Tiu	bo	ycs		yes	P	0
add	<del>p9</del>	VOC	p6	VOC	<del>p10</del>	1
auu	Po	yes	bo	yes	bro	1
vor	n10	yes	p4	yes	<del>p11</del>	2
XOI	hin	yes	Pi	yes	PII	
Id	n2	VOC		yes	n17	3
Tiu	PΣ	yes		yes	PIZ	,

	0	1	2	3	4	5	6	7	8	9	10	11	12
ld [r1] → r2	F	Di	I	RR	Χ	$M_1$	$M_2$	W,	С				
add r2 + r3 $\rightarrow$ r4	F	Di				Ι	RR	Χŧ	W,				
$xor r4 \xrightarrow{f} r5 \rightarrow r6$		F	Di				I	RR	X				
ld [r7] → r4		F	Di	Ι	RR	Χ	$M_1$	$M_2$	W				

Map Table					
r1	p8				
r2	p9				
r3	p6				
r4	p12				
r5	p4				
r6	p11				
r7	p2				
r8	p1				

Re	eady	
Ta	able	
p1	yes	
p2	yes	
p3	yes	
p4	yes	
p5	yes	
p6	yes	
p7		
p8	yes	
p9	yes	
10	yes	
11	yes	
12	yes	

Reorder	Insn	To Free	Done?
Buffer	ld	<del>p7</del>	yes
	add	p5	yes
	xor	р3	no
Issue Queue	ld	p10	yes
100ac Qacac	-	-	

Insn	Src1	R?	Src2	R?	Dest	Bdy
Id	n0	VOC		VOC	nQ	9
lu	ро	yCS		yCS	ל	0
244	20	V00	26	VOC	n10	1
auu	рэ	yes	ро	yes	bīo	T
vor	n10	VOC	n/l	VOC	n11	2
XOI	PIO	yes	Рі	yes	Р11	J
Id	n2	VOC		VOC	n12	7
Iu	PΣ	yes		yes	PıZ	)

	0	1	2	3	4	5	6	7	8	9	10	11	12
ld [r1] → r2	F	Di	I	RR	Χ	$M_1$	$M_2$	W,	С				
add r2 + r3 $\rightarrow$ r4	F	Di				Ι	RR	Χŧ	W,	С			
$xor r4 \xrightarrow{f} r5 \rightarrow r6$		F	Di				I	RR	Χ				
ld [r7] → r4		F	Di	Ι	RR	Χ	$M_1$	$M_2$	W				

Map Table							
r1	p8						
r2	p9						
r3	p6						
r4	p12						
r5	p4						
r6	p11						
r7	p2						
r8	p1						

Re	eady						
Table							
p1	yes						
p2	yes						
p3	yes						
p4	yes						
p5							
p6	yes						
p7							
p8	yes						
p9	yes						
10	yes						
11	yes						
12	yes						

Reorder	Insn	To Free	Done?
Buffer	<del>- Id</del>	<del>p7</del>	ves
2 3 3.	2dd	n5	VOC
	add	ρ5	yes
	xor	р3	no
Issue Queue	ld	p10	yes

Insn	Src1	R?	Src2	R?	Dest	Bdy
Id	n0	VOC		VOC	n0	0
Tiu	bo	ycs		ycs	ЬЭ	0
244	20	V00	26	V00	<b>ე</b> 10	1
auu	рэ	yes	ро	yes	bro	1
vor	n10	VOC	n/l	VOC	<del>p11</del>	2
AOI	Pio	yes	Ρı	<b>)</b>	Р11	
Id	n2	VOC		VOC	n12	2
Tiu	PΣ	yes		yes	PIZ	6

	0	1	2	3	4	5	6	7	8	9	10	11	12
ld [r1] → r2	F	Di	I	RR	Χ	$M_1$	$M_2$	W,	С				
add r2 + r3 $\rightarrow$ r4	F	Di				I	RR	Χţ	W,	С			
$xor r4 \xrightarrow{\wedge} r5 \rightarrow r6$		F	Di				Ι	RR	X	W			
ld [r7] → r4		F	Di	I	RR	Χ	$M_1$	$M_2$	W				

Map Table							
r1	p8						
r2	p9						
r3	p6						
r4	p12						
r5	p4						
r6	p11						
r7	p2						
r8	p1						

Ready Table p1 yes p2 yes p3 yes p4 yes **p5** p6 yes p7 p8 yes **p9** yes p10 yes p11 yes p12 yes

Reorder	Insn	To Free	Done?
Buffer •	<del>- Id</del>	<del>p7</del>	yes
	add	p5	<del>yes</del>
		p3	,
	xor	F -	yes
Issue Queue	ld	p10	yes

Insn	Src1	R?	Src2	R?	Dest	Bdy
Id	n0	VOC		VOC	n0	0
lu	ро	yCS		yCS	ל	0
244	20	VOC	<del>p6</del>	VOC	<del>p10</del>	1
auu	þ9	yes	ро	yes	bīo	1
vor	n10	VOC	n/l	VOC	n11	2
λΟΙ	PIO	yCS	Pi	yCS	PII	
Id	n2	VOC		VOC	n17	2
Iu	PΖ	yCS		yes	PIZ	)

	0	1	2	3	4	5	6	7	8	9	10	11	12
ld [r1] → r2	F	Di	I	RR	Χ	$M_1$	$M_2$	W,	С				
add r2 + r3 $\rightarrow$ r4	F	Di				Ι	RR	Χţ	W,	С			
$xor r4 \xrightarrow{\wedge} r5 \rightarrow r6$		F	Di				Ι	RR	X	W	С		
ld [r7] → r4		F	Di	Ι	RR	Χ	$M_1$	$M_2$	W		С		

Map Table							
r1	p8						
r2	р9						
r3	p6						
r4	p12						
r5	p4						
r6	p11						
r7	p2						
r8	p1						

Ready					
Table					
p1	yes				
p2	yes				
p3					
p4	yes				
p5					
p6	yes				
p7					
p8	yes				
p9	yes				
10					
11	yes				
12	yes				

Reorder	Insn	To Free	Done?
Buffer Buffer	14	h-7	WAS
Danci	lu	μ,	yes
	add	n5	VOC
	uuu	Po	ycs
	xor	<del>p3</del>	ves
	ΛΟΙ	55	,
Tagua Ougua	<del>ld-</del>	<del>p10</del>	ves
Issue Queue		P - 0	, 33

Insn	Src1	R?	Src2	R?	Dest	Bdy
ld	<del>p8</del>	ves		yes	<del>p9</del>	0
	P -	, 55		, 55		
Ladd_	_n0	ves	n6	Ves	n10	1
auu	рэ	ycs	ρo	yes	bīo	
vor	n10	VOC	n/l	VOC	n11	2
XOI	PIO	yCS	Pi	ycs	P	
Id	n)	VOC		VOC	n17	2
lu	PΣ	yes		yes	PIZ	5

# Out-of-Order Pipeline – Done!

	0	1	2	3	4	5	6	7	8	9	10	11	12
ld [r1] → r2	F	Di	I	RR	Χ	$M_1$	M	W	С				
add r2 + r3 $\rightarrow$ r4	F	Di				Ι	RR	X,	W	С			
$xor r4 \xrightarrow{\wedge} r5 \rightarrow r6$		F	Di				Ι	RR	Χ	W	С		
ld [r7] → r4		F	Di	Ι	RR	Χ	$M_1$	$M_2$	W		С		

Map Table					
r1	р8				
r2	р9				
r3	p6				
r4	p12				
r5	p4				
r6	p11				
r7	p2				
r8	p1				

Ready					
Table					
p1	yes				
p2	yes				
p3					
p4	yes				
p5					
p6	yes				
p7					
p8	yes				
p9	yes				
10					
11	yes				
12	yes				

Reorder	Insn	To Free	Done?
Buffer	ld	p <del>7</del>	yes
	add	<del>p5</del>	yes
	XOr	<del>p3</del>	yes
Issue Queue	ld	p10	yes

Insn	Src1	R?	Src2	R?	Dest	Bdy
Id	n0	VOC		VOC	n0	0
lu	bo	ycs		yes	P	0
244	20	VOC	p6	V/0C	n10	1
auu	рэ	yes	ρo	yes	bro	1
vor	n10	VOC	n/l	VOC	n11	7
XOI	PIO	yes	Р	yes	Р11	
Id	n)	VOC		VOC	n17	2
lu	PΣ	yes		yCS	Pız	<b>)</b>

# Where are we Heading?

T4: Advanced Processors III

# Acknowledgement

Slides in this topic are inspired in part by material developed and copyright by:

- ARM Courseware
- Prof. Prof. Joe Devietti @ Upenn, CIS 571
- Prof. Ron Dreslinski @ UMich, EECS 470
- Prof. Hakim Weatherspoon @ Cornell, CS 3410
- Prof. Krste Asanovic @ UCB, CS252
- Xinfei Guo @ JI, VE370 2021 SU

#### **Action Items**

- HW#1 is due soon
- HW#2 is upcoming
- Reading Materials
  - Ch. 3.4-3.9
  - Ch. Appendix C.7