


ECE4700J Computer Architecture



Topic 4

Advanced Processors III

Xinfei Guo xinfei.guo@sjtu.edu.cn

June 6th, 2022



T4 learning goals

- Advanced Processors
 - Section I: Superpipelined & Superscalar Pipelines
 - Section | & III: Out-of-order (OoO) Pipelines



Recall: Types of Dependencies

```
• RAW (Read After Write) = "true dependence" (true)
   mul r0 * r1 → (r2)
• WAW (Write After Write) = "output dependence" (false)
   mul r0 * r1→(r2
   add r1 + r3 \rightarrow (r2
• WAR (Write After Read) = "anti-dependence" (false)
   mul r0 *(r1
   add r3 + r4 \rightarrow (r1
 WAW & WAR are "false", Can be totally eliminated by "renaming"
```



Also Have Dependencies via Memory

- If value in "r2" and "r3" is the same...
- RAW (Read After Write) True dependency

```
st r1 → [r2]
...
ld [r3] → r4
```

WAW (Write After Write)

WAR (Write After Read)

WAR/WAW are "false dependencies"

- But can't rename memory in same way as registers
 - Why? Addresses are not known at rename
- Need to use other tricks



Let's Start with Just Stores

- Stores: Write data cache, not registers
 - Can we rename memory?
- No (at least not easily)
 - Cache writes unrecoverable
- Solution: write stores into cache only when certain
 - When are we certain? At "commit"




Diversified Pipelines

- It is impractical to require that all instructions execute in a single cycle.
- We also want to avoid sending all instructions down a single long pipeline.
- We can instead introduce multiple (or "diversified") execution pipelines.
- Can potentially introduce WAR hazards.



source: ARM

Diversified Pipelines





source: ARM

Handling Stores

	0	1	2	3	4	5	6	7	8	9	10	11	12
mul p1 * p2 → p3	F	Di	Ι	R R	X ₁	X ₂	X ₃	X ₄	Y	С			
jump-not-zero p3	H	Di					—	R R	$\overset{\bullet}{\times}$	V	O		
st p5 → [p3+4]		F	Di				_	R R	X	M	8	C	
st p4 → [p6+8]		F	Di	I?									

- Can "st p4 \rightarrow [p6+8]" issue in cycle 3?
 - Its register inputs are ready...

Reminder

- Lab #4 Lecture (RISC-V ISA)
- HW #2 Due next Monday
- Lab #3 Due this Friday
- Review slides and read the book



Quick Quiz

A special unit used to govern the OoO of the instructions is

- ?
- A. Commitment unit
- B. Temporal unit
- C. Monitor
- D. Supervisory unit



Problem #1: Out-of-Order Stores

	0	1	2	3	4	5	6	7	8	9	10	11	12
mul p1 * p2 → p3	F	Di	I	R R	X ₁	X ₂	X ₃	X ₄	>	С			
jump-not-zero p3	F	Di					I	R R	×	W	С		
st p5 → [p3+4]		F	Di				I	R R	X	M	W	С	
st p4 → [p6+8]		F	Di	1?	RR	X	M	W				С	

- Can "st p4 → [p6+8]" write the cache in cycle 6?
 - "st p5 → [p3+4]" has not yet executed
- What if p3+4 == p6+8?
 - The two stores write the same address! WAW dependency!
 - Not known until their "X" stages (cycle 5 & 8)
- Unappealing solution: all stores execute in-order
- We can do better...

Problem #2: Speculative Stores

	0	1	2	3	4	5	6	7	8	9	10	11	12
mul p1 * p2 → p3	F	Di	Ι	R R	X_1	X ₂	X ₃	X ₄	W	С			
jump-not-zero p3	F	Di					I	R R	*	W	С		
st p5 → [p3+4]		F	Di				I	R R	X	Δ	W	С	
st p4 → [p6+8]		F	Di	1?	RR	X	M	W				С	

- Can "st p4 → [p6+8]" write the cache in cycle 6?
 - Store is still "speculative" at this point
- What if "jump-not-zero" is mis-predicted?
 - Not known until its "X" stage (cycle 8)
- How does it "undo" the store once it hits the cache?
 - Answer: it can't; stores write the cache only at commit
 - Guaranteed to be non-speculative at that point



Store Queue (SQ)

- Solves two problems
 - Allows for recovery of speculative stores
 - Allows out-of-order stores
- Store Queue (SQ)
 - At dispatch, each store is given a slot in the Store Queue
 - First-in-first-out (FIFO) queue
 - Each entry contains: "address", "value", and "bday"
- Operation:
 - Dispatch (in-order): allocate entry in SQ (stall if full)
 - Execute (out-of-order): write store value into store queue
 - Commit (in-order): read value from SQ and write into data cache
 - Branch recovery: remove entries from the store queue
- Also solves problems with loads



Store Queue Operation

	0	1	2	3	4	5	6	7	8	9	10	11	12
fdiv p1 / p2 → p9	F	Di	I	R R	X ₁	X ₂	X ₃	X ₄	X ₅	X ₆	W	С	
st p4 → [p5+4]	F	Di	-	R R	X	ဟ						С	
st p3 → [p6+8]		F	Di	I	R R	X	S Q						С

- Stores write to SQ, not M
 - similar to register renaming, where we allocated a new physical register for each insn

Memory Forwarding

	0	1	2	3	4	5	6	7	8	9	10	11	12
fdiv p1 / p2 → p9	F	Di	I	R R	X_1	X ₂	X ₃	X ₄	X ₅	X ₆	W	С	
st p4 → [p5+4]	F	Di	I	R R	X	S Q						С	
st p3 → [p6+8]		F	Di	I	R R	Х	S Q						С
ld [p7] → p8		F	Di	I?	R R	X	M_1	M ₂	W				С

- Can "ld [p7] → p8" issue and begin execution?
 - Why or why not?

Memory Forwarding

	0	1	2	3	4	5	6	7	8	9	10	11	12
fdiv p1 / p2 → p9	F	Di	I	R R	X ₁	X ₂	X ₃	X ₄	X ₅	X ₆	W	С	
st p4 → [p5+4]	F	Di	I	R R	Х	S Q						С	
st p3 → [p6+8]		F	Di	I	R R	Х	S Q						С
ld [p7] → p8		F	Di	I?	R R	X	M_1	M ₂	W				С

- Can "Id [p7] → p8" issue and begin execution?
 - Why or why not?
- If the load reads from either of the stores' addresses...
 - Load must get correct value, but stores don't write cache until commit...
- Solution: "memory forwarding"
 - Load also searches the Store Queue (in parallel with cache access)
 - Conceptually like register bypassing, but different implementation



Problem #3: WAR Hazards


	0	1	2	3	4	5	6	7	8	9	10	11	12
mul p1 * p2 → p3	F	Di	I	R R	X ₁	X ₂	X ₃	X ₄	W	С			
jump-not-zero p3	F	Di					I	R R	*	W	O		
ld [p3+4] → p5		F	Di				I	R R	×	M_1	M_2	W	С
st p4 → [p6+8]		F	Di	I	RR	Х	S Q						С

- What if "p3+4 == p6 + 8"?
 - WAR: need to make sure that load doesn't read store's result
 - Need to get values based on "program order" not "execution order"
- Bad solution: require all stores/loads to execute in-order
- Good solution: add "age" fields to store queue (SQ)
 - Loads read from youngest older (than load) matching store
 - Another reason the SQ is a FIFO queue



Memory Forwarding via Store Queue

- Store Queue (SQ)
 - Holds all in-flight stores
 - CAM: fast search
 - Age logic: determine youngest matching store older than load
- Store rename/dispatch
 - Allocate entry in SQ
- Store execution
 - Update SQ
 - Address + Data
- Load execution
 - Search SQ identify youngest older matching store
 - Match? Read SQ
 - No Match? Read cache



Store Queue (SQ)

- On load execution, select the store that is:
 - To same address as load
 - Older than the load (before the load in program order)
- Of these matching stores, select the youngest
 - The store to the same address that immediately precedes the load

When Can Loads Execute?

	0	1	2	3	4	5	6	7	8	9	10	11	12
mul p1 * p2 → p3	F	Di	Ι	R R	X ₁	X ₂	X ₃	X ₄	W	С			
jump-not-zero p3	F	Di					I	R R	×	W	С		
st p5 → [p3+4]		F	Di				I	R R	X	ဟ ထ	С		
ld [p6+8] → p7		F	Di	I?	RR	X	M ₁	M ₂	W			С	

- Can "ld [p6+8] \rightarrow p7" issue in cycle 3
 - Why or why not?

When Can Loads Execute?

	0	1	2	3	4	5	6	7	8	9	10	11	12
mul p1 * p2 → p3	F	Di	I	R R	X ₁	X ₂	X ₃	X ₄	W	С			
jump-not-zero p3	F	Di					I	R R	×	W	С		
st p5 → [p3+4]		F	Di				I	R R	X	S Q	С		
ld [p6+8] → p7		F	Di	I?	RR	X	M ₁	M ₂	W			С	

- Aliasing! Does p3+4 == p6+8?
 - If no, load should get value from memory
 - Can it start to execute?
 - If yes, load should get value from store
 - By reading the store queue?
 - But the value isn't put into the store queue until cycle 9
- Key challenge: don't know addresses until execution!
 - One solution: require all loads to wait for all earlier (prior) stores



Conservative Load Scheduling

- Conservative load scheduling:
 - All older stores have executed
 - Some architectures: split store address / store data
 - Only requires knowing addresses (not the store values)
 - Advantage: always safe
 - Disadvantage: performance (limits ILP)

Conservative Load Scheduling

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
ld [p1] → p4	F	Di	Ι	Rr	Х	M_1	M ₂	W	С							
ld [p2] → p5	F	Di	Ι	Rr	Х	M_1	Ma	W	С							
add p4, p5 → p6		F	Di			Ι	Rr♥	X,	W	С						
st p6 → [p3]		F	Di				I	Rr	Х	SQ	С					
ld [p1+4] → p7			F	Di				I	Rr	X	M_1	M ₂	W	С		
ld [p2+4] → p8			F	Di				I	Rr	Х	M_1	Mp	W	С		
add p7, p8 → p9				F	Di						Ι	Rr ▼	¥	W	С	
st p9 → [p3+4]				F	Di							I	Rr	Χ	SQ	С

- Conservative load scheduling: can't issue ld [p1+4] until cycle 7!
- Might as well be an in-order machine on this example
- Can we do better? How?



Optimistic Load Scheduling

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
ld [p1] → p4	F	Di	I	Rr	Х	M_1	M ₂	W	С							
ld [p2] → p5	F	Di	Ι	Rr	Х	M_1	Ma	W	С							
add p4, p5 → p6		F	Di			Ι	Rr 3	X	W	С						
st p6 → [p3]		F	Di				Ι	Rr*	Х	SQ	С					
ld [p1+4] → p7			F	Di	I	Rr	Χ	M_1	M ₂	W	С					
ld [p2+4] → p8			F	Di	I	Rr	Χ	M_1	Ma	W		С				
add p7, p8 → p9				F	Di			I	Rr	X	W	С				
st p9 → [p3+4]				F	Di				I	Rr⁴	Χ	SQ	С			

Optimistic load scheduling: can actually benefit from outof-order!

Let's speculate!



Load Speculation


- Speculation requires three things.....
 - 1. When do we speculate?

2. How do we detect a mis-speculation?

3. How do we recover from mis-speculations? Squash offending load and all newer insns Similar to branch mis-prediction recovery

Load Queue

- Detects load ordering violations
- Load execution: Write address into LQ
 - Also note any store forwarded from
- Store execution: Search LQ
 - Younger load with same addr?
 - Did younger load forward from younger store?



Store Queue + Load Queue

- Store Queue: handles forwarding, allows OoO stores
 - Entry per store (allocated @ dispatch, deallocated @ commit)
 - Written by stores (@ execute)
 - Searched by loads (@ execute)
 - Read from SQ to write data cache (@ commit)
- Load Queue: detects ordering violations
 - Entry per load (allocated @ dispatch, deallocated @ commit)
 - Written by loads (@ execute)
 - Searched by stores (@ execute)
- Both together
 - Allows aggressive load scheduling
 - Stores don't constrain load execution



Optimistic Load Scheduling Problem

- Allows loads to issue before older stores
 - Increases ILP
 - Good: When no conflict, increases performance
 - Bad: Conflict => squash => worse performance than waiting

Can we have our cake AND eat it too?

Predictive Load Scheduling

- Predict which loads must wait for stores
- Fool me once, shame on you-- fool me twice?
 - Loads default to aggressive
 - Keep table of load PCs that have been caused squashes
 - Schedule these conservatively
 - Simple predictor
 - Makes "bad" loads wait for all older stores
- More complex predictors used in practice
 - Predict which stores loads should wait for
 - "Store Sets" paper on Canvas (Reading Material > Store Set Paper.pdf)



Load/Store Queue Examples



Initial State

1. St p1 → (p2)

2. St p3 → p4

3. Ld<mark>(</mark>p5])→ p6

(Stores to different addresses)

Reg	JFile	Load	Queue	_
p1	5	Bdy	Addr	
p2	100			
p2p3p4	9			
p4	200	Chaus	0	
р5	100		Queue	
p6		Bdy	Addr	Val
p7				
p8				


File	Load Queue		
5	Bdy	Addr	
100			
9			
200			
100	Store	Queue	
	Bdy	Addr	Val
	5 100 9 200	5 Bdy 100 9 200 100 Store	5 Bdy Addr 100

Reg	File		Load Queue		
o1	5		Bdy	Addr	
2	100				
52	9				
o4	200	L	Character	0	
55	100		Store	Queue	
6			Bdy	Addr	Val
o7					
80					
•		Г			_



Addr	Val
100	13
200	17

	Addr	Val
Cache	100	13
	200	17



Good Interleaving

1. St p1

2. St p3 →

(Shows importance of address check)

1. St p1
$$\rightarrow$$
 [p2]

Reg	JFile	Load Queue		
p1	5	Bdy	Addr	
p2	100			
рЗ	9			
p4	200	Chana	0	
р5	100	Store	Queue	
p6		Bdy	Addr	Val
p7		1	100	5
n8				

Addr

100

200

Val

13

17

2. St p3 \rightarrow [p4]

Reg	JFile	Load	Load Queue		
p1	5	Bdy	Bdy Addr		
p2	100				
р3	9				
p4	200				
р5	100		Queue		
р6		Bdy	Addr	Val	
p7		1	100	5	
p8		2	200	9	

	_		
	Addr	Val	
- ala a	100	13	
Cache	200	17	

3. Ld [p5] \rightarrow p6

		_	_	
Reg	jFile_	Load Queue		
p1	5	Bdy	Addr	
p2	100	3	100	
р3	9			
p4	200	Ctoro	0	
р5	100		Queue	
p6	5	Bdy	Addr	Va
p7		1	100	5
-				

	Addr	Val	
Cache	100	13	
	200	17	

p8

200

Cache





Different Initial State

1. St p1 → [p2

2. St p3 → [p4]

3. Ld<mark>(</mark>p5])→ p6

(All to same address)

Reg	JFile_	Load	Load Queue		
p1	5	Bdy	Bdy Addr		
p2	100				
рЗ	9				
p4	100				
р5	100	Store	Queue		
p6		Bdy	Addr	Val	
p7					
p8					

Reg	File	Load	Queue	
p1	5	Bdy	Addr	
p2	100			
р3	9			
p4	100	<u>C</u> I		
р5	100		Queue	
p6		Bdy	Addr	Val
p7				
p8				
•			-	

RegFile		Load Queue		
p1	5	Bdy	Addr	
p2	100			
p2 p3	9			
p4	100	Chann	0	
р5	100		Queue	
p6		Bdy	Addr	Val
p7				
p8				
'				•



Addr	Val
100	13
200	17

	Addr	Val
C l	100	13
Cache	200	17



Good Interleaving #1

(Program Order)

Reg	JFile	Load		
p1	5	Bdy	Addr	
p2	100			
p3 p4	9			
p4	100			
p5	100	Store	Queue	
р6		Bdy	Addr	Val
p7		1	100	5
p8				

Addr Val 100 13 Cache 200 17

2. St p3 → [p4]					
Reg	File	Load	Queue		
p1	5	Bdy	Addr		
p2	100				
рЗ	9				
p4	100	Ctoro	Ougus		
p5	100	Store Queue		1	
p5 p6		Bdy	Addr	Val	
n7		1	100	5	

	Addr	Val
Cache	100	13
	200	17

100

9

p7

p8

1. St p1 \rightarrow [p2]

2. St p3
$$\rightarrow$$
 [p4]

3. Ld <mark>(</mark> p	o5])→	p6
------------------------	---------------	----

3. Ld [p5] → p6	3.	Ld	[6a]	\rightarrow	p6
-----------------	----	----	------	---------------	-----------

Reg	_J File	Load	Queue
p1	5	Bdy	Addr
p2	100	3	100
р3	9		
p4	100	Chann	0
p5	100	Store	Queue

p6

p7

p8

1	Bdy	Addr	Val
١	1	100	5
1	2	100	9

	Addr	Val
l	100	13
ache	200	17







Good Interleaving #2

1. St p1 \rightarrow [p2]

2. St p3 \rightarrow [p4]

(Stores reordered)

Keg	JFile_	Load		
p1	5	Bdy	Addr	
p2	100			
рЗ	9			
p4	100	Chara	0	
-	100	Store	Queue	
p5		Store Bdy	Queue Addr	Val
-				Val

Addr

100

200

Val

13

17

1. St p1 \rightarrow [p2]

gFile	Load	Queue	
5	Bdy	Addr	
100			
9			
100	Chaus	0	
100	Store	Queue	-
	Bdy	Addr	Val
	1	100	5
	2	100	9
	5 100 9 100	5 Bdy 100 9 100 100 Store Bdy 1	5 Bdy Addr 100 Store Queue Bdy Addr 100 100

	Addr	Val
Ol	100	13
Cache	200	17

3. Ld [p5] \rightarrow p6

	-			
	Queue	Load	JFile_	Reg
	Addr	Bdy	5	p1
	100	3	100	p2
			9	р3
	0	Chaire	100	p4
	Queue		100	р5
Va	Addr	Bdy	9	p6
5	100	1		p7

	Addr	Val
Cache	100	13
	200	17

p8

100







Bad Interleaving #1

(Load reads the cache)

3. Ld [p5]
$$\rightarrow$$
 p6

Keç	jFile_	Load Queue		
p1	5	Bdy	Addr	
p2	100	3	100	
p3	9			
p4	100	Chaus	0	
_		STORA		
p5	100	5.010	Queue	
p5 p6	100 13	Bdy	Addr	Val
p5 p6 p7 p8				Val

Addr	Val
100	13
200	17

2. St p3 → [p4]

1. St p1 \rightarrow [p2]

2. St p3 → [p4]

Reg	File	Load Queue		_
p1	5	Bdy	Addr	
p2	100	3	100	
рЗ	9			
p4	100	Ctoro	0	
p5	100	Store	Queue	
p6	13	Bdy	Addr	Val
p7				
p8		2	100	9

Addr

100

200

Cache

Val

13



	7 01.
100	13
200	17

Bad Interleaving #2

1. St p1 → [p2]

2. St p3 → **(**p4

3. Ld([p5]

(Load gets value from wrong store)

1. St p1 \rightarrow [p2]

			LI	4
Reg	JFile	Load	Queue	<u>.</u>
p1	5	Bdy	Addr	Bdy of Fwd.
p2	100			Store
рЗ	9			
p4	100			
р5	100	Store	Store Queue	
p6		Bdy	Addı	' Val
•		1	100	5
p7				

3. Ld [p5] \rightarrow p6

Reg	gFile	Load	Queue	
p1	5	Bdy	Addr	Bdy of Fwd.
p2	100			Store
р3	9	3	100	1
р4	100			
p5	100	Store	Queue	9
р6	5	Bdy	Addr	Val
-		1	100	5
p7				
p8		2		

Addr

100

200

Cache

Val

13

17

2. St p3 → [p4]

p4

p5

p6

p7

p8


100

RegFile		Load	Queue	,	
p1	5	Bdy	Addr	Bdy of Fwd.	
p2	100			Store	
Ρ <u>~</u>	100	3	100	1	Į.
р3	9				1
p4	100				

Bdy	Addr	Val
1	100	5
2	100	9

	Addr	Val
Ca ala a	100	13
Cache	200	17

Addr	Val
100	13
200	17





p8


Bad/Good Interleaving

1. St p1 → [p2]

2. St p3 → (p4

(Load gets value from correct store, but does it work?)

2. St p3 \rightarrow [p4]



Addr

100

200

Val

13

17

3	ld	[n5]	\rightarrow	n 6
J.	LU			ρ

RegFile		Load	Queue	
p1	5	Bdy	Addr	Bdy of Fwd.
p2	100		4.0.0	Store
рЗ	9	3	100	2
p4	100			
•	100	Store Queue)
p5	100	Bdy	Addr	Val
p6	9	Buy	Addi	Vai
p7		1		
p8		2	100	9

1. St p1 \rightarrow [p2]

		_	_	
RegFile		Load	Queue	
p1	5	Bdy	Addr	Bdy of Fwd.
p2	100			Store
۲ <u>۲</u>		3	100	2
p3	9			_
•	100			
p4	100	Chama	2	_
р5	100	Store Queue		3
ρυ		Bdy	Addr	Val
p6	9	Duy	Addi	Vai
	4 7			

1	Bdy	Addr	Val
1	1	100	5
1	2	100	9

Addr 100 200

Cache

Val	
13	
17	



p7

p8

Addr	Val
100	13
200	17








Superscalar Processors: Data Forwarding (Bypass) Network

- Data forwarding in a scalar pipeline is relatively simple, consisting of a few extra buses and multiplexers.
- In a superscalar processor, we have many parallel functional units and may need to forward any recently generated results to the input of any functional unit. For example:




OoO & Superscalar

- Dynamic scheduling and multiple issue are orthogonal
 - e.g. Pentium 4: dynamically scheduled 5-way superscalar
 - Two dimensions
 - N: superscalar width (number of parallel operations)
 - **W**: window size (number of reservation stations)



Putting it all together



Tomasulo Organization



Tomasulo's Algorithm/Organization

- Used in IBM 360/91 Machines (Late 60s)
- Key concept: Reservation Stations (RS)
- Added renaming in hardware
- Can eliminate WAW and WAR hazards



Mr. Robert Tomasulo

- Earlier: Scoreboarding
- Small number of floating point registers prevented interesting compiler scheduling of operations




44

Data Buses in Tomasulo Algorithm

- Normal data bus: data + destination ("go to" bus)
- Common data bus (CDB): data + source ("come from" bus)
 - 64 bits of data + 4 bits of Functional Unit source address
 - Write if matches expected Functional Unit (produces result)
 - Does the broadcast CDB broadcasts results rather than waiting on registers
 - Functional units can access the result of any operation without involving a floating-point-register, allowing multiple units waiting on a result to proceed without waiting to resolve contention for access to register file read ports.

Summary Again

Phases of Instruction Execution






Real-world OoO Examples



Modern OoO desktop/server CPU

- AMD Zen microarchitecture (2016)
 - AMD slides from HotChips 2016 conference follow



Load/Store

Queues

32K D-Cache

8 Way

512K

L2 (I+D) Cache

8 Way




ZEN MICROARCHITECTURE

- ✓ Fetch Four x86 instructions
- ✓ Op Cache instructions
- ∠ 4 Integer units
 - Large rename space 168 Registers
 - 192 instructions in flight/8 wide retire
- 2 Load/Store units
 - 72 Out-of-Order Loads supported
- 2 Floating Point units x 128 FMACs
 - built as 4 pipes, 2 Fadd, 2 Fmul
- ✓ I-Cache 64K, 4-way
- ✓ D-Cache 32K, 8-way
- ▲ L2 Cache 512K, 8-way
- ▲ Large shared L3 cache
- 2 threads per core

2 loads + 1 store

per cycle






MDD


FETCH

- Decoupled Branch Prediction
- ✓ TLB in the BP pipe
 - 8 entry LO TLB, all page sizes
 - 64 entry L1 TLB, all page sizes
 - 512 entry L2 TLB, no 1G pages
- 2 branches per BTB entry
- Large L1 / L2 BTB
- 32 entry return stack
- ✓ Indirect Target Array (ITA)
- 64K, 4-way Instruction cache
- 32 byte fetch





MDD




LOAD/STORE AND L2

- 72 Out of Order Loads
- 44 entry Store Queue
- ✓ Split TLB/Data Pipe, store pipe
- 4 64 entry L1 TLB, all page sizes
- 1.5K entry L2 TLB, no 1G pages
- ✓ 32K, 8 way Data Cache– Supports two 128-bit accesses
- ✓ Optimized L1 and L2 Prefetchers
- 512K, private (2 threads), inclusive L2

11 | HOT CHIPS 28 | AUGUST 23, 2016

AMD




ZEN CACHE HIERARCHY

- ✓ Fast private 512K L2 cache
- ✓ Fast shared L3 cache
- High bandwidth enables prefetch improvements
- ▲ L3 is filled from L2 victims
- ✓ Fast cache-to-cache transfers
- Large Queues for Handling L1 and L2 misses

13 | HOT CHIPS 28 | AUGUST 23, 2016







CPU COMPLEX


- A CPU complex (CCX) is four cores connected to an L3 Cache.
- ✓ The L3 Cache is 16-way associative, 8MB, mostly exclusive of L2.
- ✓ The L3 Cache is made of 4 slices, by low-order address interleave.
- Every core can access every cache with same average latency

14 | HOT CHIPS 28 | AUGUST 23, 2016






ARM Cortex-A53 Pipeline




ARM Cortex-A53 Performance






Core i7 Pipeline

- 6 separate functional units
 - 3x ALU
 - 3 for memory operations
- 20-24 stage pipeline
- Aggressive branch prediction and other optimizations
- Massive out-of-order capability
 - Can reorder up to 128 micro-operation instructions!
- And yet it still barely averages a 1 on CPI!




Core i7 Performance



Power Efficiency

- Complexity of dynamic scheduling and speculations requires power
- Multiple simpler cores may be better


Microprocessor	Year	Clock Rate	Pipeline Stages	Issue width	Out-of-order/ Speculation	Cores	Power
i486	1989	25MHz	5	1	No	1	5W
Pentium	1993	66MHz	5	2	No	1	10W
Pentium Pro	1997	200MHz	10	3	Yes	1	29W
P4 Willamette	2001	2000MHz	22	3	Yes	1	75W
P4 Prescott	2004	3600MHz	31	3	Yes	1	103W
Core	2006	2930MHz	14	4	Yes	2	75W
UltraSparc III	2003	1950MHz	14	4	No	1	90W
UltraSparc T1	2005	1200MHz	6	1	No	8	70W




https://www.nextplatform.com/2022/01/04/inside-amazons-graviton3-arm-server-processor/



https://chipsandcheese.com/2 022/05/29/graviton-3-first-impressions/





https://chipsandcheese.com/2022/05/29/graviton-3-first-impressions/






https://chipsandcheese.com/2022/05/29/graviton-3-first-impressions/




Apple M2 (June 2022)



source: Apple

Apple M2 (June 2022)





- More Transistors, More Memory
 - 18 percent greater multithreaded performance than M1
 - 20 billion transistors 25 percent more than M1
 - with up to 24GB of fast unified memory,
 M2 can handle even larger and more complex workloads.
 - The higher performance per watt from M2 enables systems to have exceptional battery life, and run cool and quietly, even when playing graphics-intensive games or editing massive RAW images.


https://www.apple.com/newsroom/2022/06/apple-unveils-m2-with-breakthrough-performance-and-capabilities/



Xiangshan

Xiangshan: open-source highperformance RISC-V processor project developed in Institute of Computing Technology, Chinese Academy of Sciences

- 11-stage, 6-wide decode/rename
- TAGE-SC-L branch prediction
- 160 Int PRF + 160 FP PRF
- 192-entry ROB, 64-entry LQ, 48-entry SQ
- 16-entry RS for each FU
- 16KB L1 Cache, 128KB L1plus Cache for instruction
- 32KB L1 Data Cache
- 32-entry ITLB/DTLB, 4K-entry STLB
- 1MB inclusive L2 Cache





Limits to Superscalar Processors

Ultimately, the performance of a superscalar processor is limited by:

- Increasing hardware cost of extracting more ILP
- Memory bandwidth
 - Hard to keep pipelines full
- Limits to branch prediction and caches
 - Some dependencies are hard to eliminate
- Interconnect scaling
- Power consumption
- Some parallelism is hard to expose
 - Limited window size during instruction issue

OoO Summary

Advantages

- Help exploit Instruction Level Parallelism (ILP)
- Help hide latencies (e.g., cache miss, divide)
- Superior/complementary to inst. Scheduler in the compiler
 - Dynamic instruction window

Challenges

- Complex wakeup logic (instruction scheduler)
- Complex logic needed to recover from mis-prediction
- Runtime cost incurred when recovering from a mis-prediction



Where are we Heading?

T5: Memory I

Acknowledgement

Slides in this topic are inspired in part by material developed and copyright by:

- ARM Courseware
- Prof. Shuai Wang @ Nanjing U
- Prof. Joe Devietti @ Upenn, CIS 571
- Prof. Ron Dreslinski @ UMich, EECS 470
- Prof. Hakim Weatherspoon @ Cornell, CS 3410
- Prof. Krste Asanovic @ UCB, CS252
- Xinfei Guo @ JI, VE370 2021 SU

Action Items

- HW#2 is due
- Reading Materials
 - Ch. 3.9 3.12
 - Ch. Appendix C.5, C.7