

from IMEM, which then allows me to run GTKWave to be able to see signals within the CPU for debugging.

Results and Waveforms

Test Program 1: p0, testing new instructions

```

AND X9, X12, X10      100010100000101000000000110001001
LSR X10, X10, 1        110100110100000000000010101001010
LSL X11, X11, 1        110100110110000000000010101101011
ANDI X12, X12, 15      100100100000000000011110110001100
ORR X21, X19, X20      10101010000101000000001001110101
ORRI X22, X22, 15      10110010000000000001111011010110
NOP                    00000000000000000000000000000000
NOP                    00000000000000000000000000000000
NOP                    00000000000000000000000000000000

```




Figure 1: Testing new instructions AND, LSR, LSL, ANDI, ORR, ORRI, and NOP in GTKWave

Registers (all 64-bit, unrepresented zeros for readability) are initialized to:

- X9 = 0x10

As all waveforms and registers correspond with the expected results of the computation test, it is a success! In addition, p0 contains all independent instructions, so no hazards occurred.

Test Program 2: p1, testing pipelining

```

ADD X11, X9, X10      100010110000101000000000100101011 8B0A012B
STUR X11, XZR,0       1111100000000000000000001111101011 F80003EB
SUB X12, X9, X10      110010110000101000000000100101100 CB0A012C
STUR X11, [XZR,0]     1111100000000000000000001111101011 F80003EB
STUR X12, [X12,8]     11111000000000000010000000110001100 F800818C
STUR X12, [X12,8]     11111000000000000010000000110001100 F800818C
ORR X21, X19, X20     101010100001010000000001001110101 AA140275
NOP
NOP
STUR X21, [XZR,0]     111110000000000000000000111110101 F80003F5
NOP
NOP
NOP
NOP
LSR X21, X19, X20     110100110101010000000001001110101 D3540275

```




Figure 2: Pipelined CPU Test in GTKWave

Registers are initialized same as in p0, see above. Here is a breakdown of the pipelined CPU test in **Figure 2**:

