Lab Intro and Objectives

The main objective of this lab is to take the pipelined CPU we have made in the last lab and bring in some new hardware, a forwarding unit and hazard detection unit, to create our final (though not feature complete) CPU! These units are entirely combinational (dataflow), and require only minor modifications to our existing design, more on this in the next section.

Brief Component Design Descriptions

The new components are as follows: forwardingmux, forwardingunit, haz-arddetector, and hazardmux. In addition, other port map changes and additional signals were added to certain pipeline registers and muxes. One major change is to ID_EX, where now an enable signal is required to pass values through the pipeline.

All new components use dataflow modeling, as they only detect conditions and give a corresponding output.

A Brief Explainer on My Testbenches

All testbenches are modeled using structural as they require their to be tested components in their architecture. In this case, as pipecpu1_tb is a "black box" in terms of its outputs, only giving debug outputs. It runs a program from IMEM, which then allows me to run GTKWave to be able to see signals within the CPU for debugging.

Results and Waveforms

Test Program 1: p1, testing new instructions

X9, [XZR, 0]	11111000010000000000001111101001
	10001011000010010000000100101001
	10001011000010010000000100101010
	11001011000010010000000101001011
X11, [XZR, 8]	11111000000000001000001111101011
X11, [XZR, 16]	1111100000000100000001111101011

000000000000000000000000000000000000000
000000000000000000000000000000000000000
000000000000000000000000000000000000000
000000000000000000000000000000000000000

Registers (all 64-bit, unrepresented zeros for readability) are initialized to:

- X9 = 0x01
- All other registers (X10 to X12, X19 to X22) are initialized to 0x00.

Data Memory contents has 64-bit values initialized to:

- DMEM(0x00) = 0x0...01
- DMEM(0x08) = 0x0...00
- DMEM(0x10) = 0x0...00
- DMEM(0x18) = 0x0...00
- DMEM(0x2E) = 0x0...01
- All other DMEM are initialized to 0x00.



Figure 1: Test p1

A breakdown of the new instruction tests in **Figure 1**:

1. X9 = M[XZR, 0] = DMEM(0x00) = 0x0...01. Writeback can be seen during debug_pc₁₀=12, debug_inst=0xCB09014B, where we see the signal wd₁₀=1. As X9 was initialized to 0x01, the same value, there is no change in regfile[9] in GTKWave.

- 2. X9 = X9 + X9 = (Stalled) 0x01 + 0x01 = 0x02. A hazard is detected and a stall occurs during this instruction, at 300ns where stallpipeline_condition goes high as a result of X9 being read for this instruction, and X9 being the register destination in the last instruction. This allows for the ID stage to forward X9 from the EX stage of the last instruction.
 - Writeback of this instruction can be seen during $debug_pc_{10}=20$ and $debug_inst=0xF80103EB$, where now regfile[9]=0x02.
- 3. X10 = X9 + X9 = (Forwarded) 0x02 + 0x02 = 0x04. Forwarding at the EX/MEM stage can be seen during debug_pc₁₀=12, debug_inst=0xCB09014B, where both debug_forward signals are 0b01. Writeback occurs during debug_pc₁₀=24 when regfile[10]=0x04.
- 4. X11 = X10 X9 = (Forwarded) 0x04 0x02 = 0x02. Forwarding at the MEM/WB stage can be seen during debug_pc₁₀=16, debug_inst=0xF80083EB, where both debug_forward signals are 0b10. Writeback occurs during debug_pc₁₀=28 when regfile[11]=0x02.
- 5. Store contents within X11 at DMEM[0x08]. This instruction forwards the contents of X11 from the previous instruction at the ID/EX stage, as seen at debug_pc₁₀=20, debug_inst=0xF80103EB, where debug_forward_a=0b10. However, this instruction does not complete as a result of the following instruction below.
- 6. Store contents within X11 at DMEM[0x10]. As a result of this instruction following the previous one, a structural hazard within the CPU, as both instructions require the contents of X11.
 - In our current implementation, as we don't have forwarding hardware at the MEM/WB stage, we cannot resolve this hazard as the contents of X11 cannot be forwarded at MEM/WB. As a result our DMEM has uninitialized values as see in DMEM's <code>write_data</code> at <code>debug_pc_{10}=32</code> and nothing is written to DMEM. (could be wrong):)
- 7. 4 NOPs in a row. We can see that on the debug_pc continues to increment by 4, but nothing is affected indicating a proper NOP. Afterwards we can see debug_inst is undefined as there are no instructions left to execute in IMEM.

As all waveforms and registers correspond with the expected results of the computation test, it is a success! Hazards did occur, but they were in expected places.

Test Program 2: p2

CBNZ X9 2	10110101000000000000000001001001
LSR X10, X10, 2	1101001101000000000100101001010
ANDI X11, X10, 15	1001001000000000011110101001011
LSL X12, X12, 2	1101001101100000000100110001100
	10101010000101000000001001110101
SUBI X22, X21, 15	11010001000000000011111010110110




Figure 2: Test p2

Registers and DMEM are initialized same as in p1, see above. Here is a breakdown of test p2 in **Figure 2**:

- 1. CBNZ, Checks if X9 (0x01) = 0x00. It is not, so no instruction jump occurs.
- 2. X10 gets the result of X10 (0x00) shifted right by two bits, so X10=0x00. regfile [10] remains zero throughout, which is correct.

- 3. X11 gets the result of X10 (0x00) AND d"15" (0x0F), so X10=0x00. regfile[11] remains zero throughout, which is correct.
- 4. X12 gets the result of X12 (0x00) shifted left by two bits, so X12=0x00. regfile[12] remains zero throughout, which is correct.
- 5. X21 gets X19 (0x00) OR X20 (0x00), so X21=0x00. regfile[21] remains zero throughout, which is correct.
- 6. X22 = X21 (0x00) d"15" (0x0F) = 0xFFFF...FFF1. This occurs during debug_pc₁₀=36 in regfile[22].

As all waveforms, no hazards/forwards, and registers correspond with the expected results of the computation test, it is a success!

Extra Credit