VHDL: Modeling RAM and Register Files


Textbook Chapters: 6.6.1, 8.7, 8.8, 9.5.2, 11.2


Memory Synthesis

- Approaches:
 - Random logic using flip-flops or latches
 - Register files in datapaths
 - RAM standard components
 - RAM compilers
- Computer "register files" are often just multi-port RAMs
 - ▶ ARM CPU: 32-bit registers R0-R15 => 16 x 32 RAM
 - ► MIPS CPU: 32-bit registers R0-R3 I => 32 x 32 RAM
- Communications systems often use dual-port RAMs as transmit/receive buffers
 - ▶ FIFO (first-in, first-out RAM)




Basic memory/register array





```
-- 2<sup>N</sup> x K-bit memory VHDL struture
signal MemArray: array (0 to 2**N – I) of std_logic_vector(K-I downto 0);
-- ARM register file is 16 32-bit registers
signal ARMregisterFile: array (0 to 15) of std_logic_vector(31 downto 0);
```

Example: 4 x n-bit register file



Technology-independent RAM Models

```
-- N x K RAM is 2-dimensional array of N K-bit words
                                                             ADDR
library IEEE;
                                                                    NxK
use IEEE.std_logic_I I 64.all;
                                                            DOUT
                                                                    RAM
use IEEE.std numeric std.all;
entity RAM is
    generic (K: integer:=8;
                                -- number of bits per word
                                -- number of address bits; N = 2^A
            A: integer:=8);
    port (
        WR:
              in std logic; -- active high write enable
        ADDR: in std_logic_vector (W-I downto 0); -- RAM address
              in std_logic_vector (K-I downto 0); -- write data
        DOUT: out std_logic_vector (K-I downto 0)); -- read data
end entity RAM;
```

RAM Models in VHDL

```
architecture RAMBEHAVIOR of RAM is
  subtype WORD is std_logic_vector ( K-I downto 0); -- define size of WORD
  type MEMORY is array (0 to 2**A-I) of WORD;
                                                  -- define size of MEMORY
  signal RAM256: MEMORY;
                                                  -- RAM256 as signal of type MEMORY
begin
 process (WR, DIN, ADDR)
    variable RAM ADDR IN: natural range 0 to 2**W-1; -- translate address to integer
 begin
         RAM ADDR IN := to integer(UNSIGNED(ADDR)); -- convert address to integer
         if (WR='I') then
                                                         -- write operation to RAM
                RAM256 (RAM ADDR IN) <= DIN;
         end if:
         DOUT <= RAM256 (RAM ADDR IN);
                                                        -- continuous read operation
  end process;
end architecture RAMBEHAVIOR:
              Multi-port RAM (two parallel outputs):
                 DOUTI <= RAM256(to_integer(UNSIGNED(ADDRI));</pre>
                 DOUT2 <= RAM256(to integer(UNSIGNED(ADDR2));
```

Initialize RAM at start of simulation

```
process (WR, DIN, ADDR)
 variable RAM_ADDR_IN: natural range 0 to 2**W-I; -- to translate address to integer
 variable STARTUP: boolean := true:
                                                     -- temp variable for initialization
begin
  if (STARTUP = true) then -- for initialization of RAM during start of simulation
         RAM256 \le (0 => "00000101", -- initializes first 4 locations in RAM
                       I => "00110100", -- to specific values
                      2 => "00000110", -- all other locations in RAM are
                      3 = 00011000". -- initialized to all 0s
                      others => "0000000");
         DOUT <= "XXXXXXXXX"; -- force undefined logic values on RAM output
         STARTUP:=false; -- now this portion of process will only execute once
   else
       -- "Normal" RAM operations
```

RAM with bidirectional data bus

FIGURE 8-14: Block Diagram of Static RAM




TABLE 8-7: Truth Table for Static RAM


CS	ŌĒ	WE	Mode	I/O pins
Н	Χ	X	not selected	high-Z
L	Н	Н	output disabled	high-Z
L	L	Н	read	data out
L	X	L	write	data in

FIGURE 8-15: Simple Memory Model

```
-- Simple memory model
library IEEE;
                                                    Cs b = 0 and Oe b = 0
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
                                                                      Data from
                                                                      array
entity RAM6116 is
  port(Cs_b, We_b, Oe_b: in std_logic;
                                                                      Data to
       Address: in unsigned(7 downto 0);
                                                                      array
       IO: inout unsigned(7 downto 0));
end RAM6116:
architecture simple ram of RAM6116 is
type RAMtype is array(0 to 255) of unsigned(7 downto 0);
signal RAM1: RAMtype := (others => '0'));
                         -- Initialize all bits to '0'
                                                          Disable output drivers
begin
  IO \leftarrow "ZZZZZZZZ" when Cs b = '1' or We b = '0' or Oe b = '1'
    else RAM1(to integer(Address)); -- read from RAM
  process(We_b, Cs_b)
  begin
    if Cs_b = '0' and rising_edge(We_b) then -- rising-edge of We_b
      RAM1(to_integer(Address'delayed)) <= I0; -- write
    end if:
  end process:
end simple ram;
   Copyright ©2008, Thomson Engineering, a division of Thomson Learning Ltd.
```

Synthesizing RAM

Previous model synthesizes to 1736 Spartan 3 LUTs (16 bits per LUT), but could easily fit into a single "block RAM"



Spartan 3 block RAM = 18K bits

Can instantiate Xilinx block RAM model

Single-port distributed RAM

```
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic unsigned.all;
                                                                                           64x16
entity rams 04 is
           port (
                      clk: in std logic;
                                                                                            LUT
                      we: in std logic;
                                                                                           RAM
                      a : in std_logic_vector(5 downto 0);
                                                                                   we
                      di : in std_logic_vector(15 downto 0);
                      do : out std_logic_vector(15 downto 0));
                                                                                   clk
end rams 04;
architecture syn of rams 04 is
           type ram type is array (63 downto 0) of std logic vector (15 downto 0);
           signal RAM: ram type;
begin
           process (clk)
           begin
                      if (clk'event and clk = 'I') then
                                 if (we = 'I') then
                                             RAM(conv integer(a)) \le di;
                                 end if;
                      end if:
           end process;
                                                            From Xilinx "Synthesis and Simulation
           do <= RAM(conv integer(a));</pre>
                                                            Design Guide"
end syn;
```

FIGURE 6-18: Behavioral VHDL Code That Typically Infers LUT-Based Memory

```
library IEEE;
use IEEE.numeric_bit.all;
entity Memory is
  port(Address: in unsigned(6 downto 0);
       CLK, MemWrite: in bit;
       Data_In: in unsigned(31 downto 0);
       Data_Out: out unsigned(31 downto 0));
end Memory;
architecture Behavioral of Memory is
type RAM is array (0 to 127) of unsigned(31 downto 0);
signal DataMEM: RAM: -- no initial values
begin
  process(CLK)
  begin
    if CLK'event and CLK = '1' then
       if MemWrite = '1' then
         DataMEM(to_integer(Address)) <= Data_In; -- Synchronous Write</pre>
       end if:
    end if;
  end process;
  Data_Out <= DataMEM(to_integer(Address)); -- Asynchronous Read</pre>
end Behavioral:
```

Block RAM inferred

```
library ieee;
use ieee.std logic 1164.all;
                                                                                       addr
use ieee.std logic unsigned.all;
entity rams 01 is
                        clk: in std logic;
            port (
                                                                                       do
                                                                                               64x16
                        we : in std logic;
                        en: in std logic;
                                                                                               BRAM
                                                                                       we
                        addr: in std_logic_vector(5 downto 0);
                        di:in std_logic_vector(15 downto 0);
                                                                                       en
                        do: out std logic vector(15 downto 0));
end rams 01;
                                                                                       clk
architecture syn of rams 01 is
            type ram type is array (63 downto 0) of std logic vector (15 downto 0);
            signal RAM: ram type;
begin
            process (clk)
            begin
                        if clk'event and clk = 'I' then
                               if en = 'I' then
                                     if we = 'I' then
                                            RAM(conv integer(addr)) <= di;
                                     end if:
                                     do <= RAM(conv integer(addr)); -- read-first operation</pre>
                               end if;
                        end if;
            end process;
                                                                   From Xilinx "Synthesis and Simulation
end syn;
                                                                   Design Guide"
```

FIGURE 6-19: Behavioral VHDL Code That Typically Infers Dedicated Memory

```
library IEEE;
use IEEE.numeric bit.all;
entity Memory is
  port(Address: in unsigned(6 downto 0);
       CLK, MemWrite: in bit;
       Data In: in unsigned(31 downto 0);
       Data Out: out unsigned(31 downto 0));
end Memory:
architecture Behavioral of Memory is
type RAM is array (0 to 127) of unsigned(31 downto 0);
signal DataMEM: RAM: -- no initial values
begin
  process(CLK)
 begin
    if CLK'event and CLK = '1' then
      if MemWrite = '1' then
        DataMEM(to integer(Address)) <= Data In; -- Synchronous Write
      end if:
      Data Out <= DataMEM(to integer(Address)); -- Synchronous Read
    end if:
  end process:
end Behavioral;
```