
a Die floorplan (18.2 × 15.8 mm)




b Area budget (287.6 mm²)


AVT array (64 tiles)	121.6	42.3%
cluster shared (L2 + ctrl)	33.6	11.7%
NoC	32.0	11.1%
HBM PHY	24.0	8.3%
L3 interface	18.0	6.3%
chaos + DA engines	13.6	4.7%
clock / PLL / thermal / DFT	12.0	4.2%
PCIe / CXL	8.5	3.0%
stochastic physics + audit	4.2	1.5%
margin + channels	20.1	7.0%

64 AVTs are 42% of the die; data movement (NoC + PHY + L3 interface) is 25%.

c Power density across the 64 tiles



d Ensemble cluster (3.9 × 3.2 mm)



2.4 TFLOPS fp32 per cluster · 1.8 GHz · 7.1 W at full tilt.