
a
schedule (months from freeze)
architecture freeze
RTL + verification
physical design
first silicon
bring−up + DVFS
software stack
reliability qual
volume ramp
2026
2027
2028
program year
b
generations
fp32 TFLOPS
250
200
150
100
50
0
59 TF
120 TF
240 TF
ACPU−1
ACPU−2
ACPU−3
c
risk matrix
impact
probability
packaging
precision
thermal
tooling
HBM supply
compiler
yield
PDK maturity
funding
1
2
3
4
5