

N-Channel Power MOSFET (8A, 500Volts)


DESCRIPTION

The Nell **IRF840** are N-Channel enhancement mode silicon gate power field effect transistors. They are designed, tested and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation.

They are designed as an extremely efficient and reliable device for use in a wide variety of applications such as switching regulators. convertors, UPS, switching mode power supplies and drivers for high power bipolar switching transistors requiring high speed and low gate drive power. These transistors can be operated directly from integrated circuits.

FEATURES

- $R_{DS(ON)} = 0.85\Omega$ @ $V_{GS} = 10V$
- Ultra low gate charge(63nC Max.)
- Low reverse transfer capacitance (C_{RSS} = 120pF typical)
- Fast switching capability
- 100% avalanche energy specified
- Improved dv/dt capability
- 150°C operation temperature



PRODUCT SUMMARY	
I _D (A)	8
V _{DSS} (V)	500
$R_{DS(ON)}(\Omega)$	0.85 @ V _{GS} = 10V
Q _G (nC) max.	63

ABSOLUTE MAXIMUM RATINGS (T _C = 25°C unless otherwise specified)						
SYMBOL	PARAMETER	TEST CONDITIONS	VALUE	UNIT		
V _{DSS}	Drain to Source voltage(Note 1)	T _J =25°C to 150°C	500			
V_{DGR}	Drain to Gate voltage	R _{GS} =20KΩ	500	V		
V _{GS}	Gate to Source voltage		±20			
		V _{GS} =10V, T _C =25°C	8			
I _D	Continuous Drain Current	V _{GS} =10V, T _C =100°C	5.1	1 ,		
I _{DM}	Pulsed Drain current(Note 1)		32	A		
I _{AR}	Repetitive avalanche current(Note 1)		8			
E _{AR}	Repetitive avalanche energy(Note 1)	I _{AR} =8A, R _{GS} =50Ω, V _{GS} =10V	13	mJ		
E _{AS}	Single pulse avalanche energy(Note 2)	I _{AS} =8A, L=14mH	510	mJ		
dv/dt	Peak diode recovery dv/dt(Note 3)		3.5	V /ns		
P _D	Total power dissipation	T _C =25°C	125	W		
FD	Derating factor above 25°C		1	W /°C		
TJ	Operation junction temperature		-55 to 150			
T _{STG}	Storage temperature		-55 to 150	°C		
TL	Maximum soldering temperature, for 10 seconds	1.6mm from case	300]		
	Mounting torque, #6-32 or M3 screw		10 (1.1)	lbf∙in (N·m)		
				•		

Note: 1.Repetitive rating: pulse width limited by junction temperature. $2.V_{DD} = 50V, L = 14mH, I_{AS} = 8A, R_G = 25\Omega, starting \ T_J = 25^{\circ}C$ $3.I_{SD} \leq 8A, di/dt \leq 100A/\mu s, V_{DD} \leq V_{(BR)DSS}, T_J \leq 150^{\circ}C.$



THERMAL RESISTANCE					
SYMBOL	PARAMETER	Min.	Тур.	Max.	UNIT
R _{th(j-c)}	Thermal resistance, junction to case			1	
R _{th(c-s)}	Thermal resistance, case to heatsink		0.50		°C/W
R _{th(j-a)}	Thermal resistance, junction to ambient			62	

ELECTRICAL CHARACTERISTICS (T _C = 25°C unless otherwise specified)							
SYMBOL	PARAMETER	TEST CONDITION	ONS	Min.	Тур.	Max.	UNIT
$V_{(BR)DSS}$	Drain to source breakdown voltage	I _D = 250μA ,V _{GS} = 0V		500			V
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown voltage temperature coefficient	I _D = 1mA, referenced to 25 °C			0.78		V/ºC
	B. i. i. a. a. a. i. a.	V _{DS} =500V, V _{GS} =0V	T _C = 25°C			25	
I _{DSS}	Drain to source leakage current	V _{DS} =400V, V _{GS} =0V	T _J =125°C			250	μA
	Gate to source forward leakage current	$V_{GS} = 20V, V_{DS} = 0V$ $V_{GS} = -20V, V_{DS} = 0V$				100	^
I _{GSS}	Gate to source reverse leakage current					-100	nA
R _{DS(ON)}	Static drain to source on-state resistance	V _{GS} = 10V, I _D = 4.8A (Note 1),				0.85	Ω
V _{GS(TH)}	Gate threshold voltage	V _{GS} =V _{DS} , I _D =250μA		2		4	V
9 _{fs}	Forward transconductance	V _{DS} =50V, I _D =4.8A		4.9			S
C _{ISS}	Input capacitance	V _{DS} = 25V, V _{GS} = 0V, f = 1MHz			13000		
C _{OSS}	Output capacitance				310		pF
C _{RSS}	Reverse transfer capacitance				120		
t _{d(ON)}	Turn-on delay time	$V_{DD} = 250V, I_{D} = 8A, R_{D} = 31\Omega,$ $V_{GS} = 10V, R_{G} = 9.1\Omega \text{ (Note 1)}$			14		
t _r	Rise time				23]
t _{d(OFF)}	Turn-off delay time				49		ns
t _f	Fall time				20		
L _D	Internal drain inductance	Between lead, 6mm from package and center of die			4.5		- LI
L _S	internal source inductance				7.5		nH
Q _G	Total gate charge	V _{DS} = 400V, V _{GS} = 10V, I _D = 8A				63	
Q _{GS}	Gate to source charge					9.5	nC
Q_{GD}	Gate to drain charge (Miller charge)					32	

SOURCE TO DRAIN DIODE RATINGS AND CHARACTERISTICS (T _C = 25°C unless otherwise specified)						
SYMBOL	PARAMETER	TEST CONDITIONS	Min.	Тур.	Max.	UNIT
V _{SD}	Diode forward voltage	I _{SD} = 8A, V _{GS} = 0V			2	V
Is (IsD)	Continuous source to drain current	Integral reverse P-N junction			8	
I _{SM}	Pulsed source current	diode in the MOSFET G (Gate) G(Source)			32	А
t _{rr}	Reverse recovery time	I _S = 8A, V _{GS} = 0V,		460	970	ns
Q _{rr}	Reverse recovery charge	dI _F /dt = 100A/μs		4.2	8.9	μC
t _{ON}	Forward turn-on time	Intrinsic turn-on time is negligible (turn-on is domonated by L_S+L_D)				

Note: 1. Pulse test: Pulse width $\leq 300 \mu s$, duty cycle $\leq 2\%$.








Fig.1 Typical output characteristics,T_C =25°C



Drain-to-Source voltage, V_{DS} (V)

Fig.2 Typical output characteristics,T_C =150°C



Drain-to-Source voltage, V_{DS} (V)

Fig.3 Typical transfer characteristics





Fig.4 Normalized On-Resistance vs. Temperature




www.nellsemi.com Page 3 of 7

Reverse drain current, I_{SD} (A)


Nell High Power Products

Fig.5 Typical capacitance vs. Drain-to-Source voltage



Drain-to-Source voltage, V_{DS} (V)

Fig.6 Typical gate charge vs. Drain-to-Source voltage



Total gate charge, Q_G (nC)

Fig.7 Typical Source-Drain diode forward voltage






Fig.8 Maximum safe operating area




Drain-to-Source voltage, V_{DS} (V)

Fig.9 Maximum drain current vs. Case temperature



www.nellsemi.com


Fig.10 Maximum effective transient thermal Impedance, Junction-to-Case



Rectangular Pulse Duration, t₁ (sec)

Fig.11a. Switching time test circuit

Fig.11b. Switching time waveforms







Fig.12a. Unclamped Inductive test circuit

Fig.12b. Unclamped Inductive waveforms









Fig.12c. Maximum avalanche energy vs.
Drain current



Junction temperature, T_J (°C)

Fig.13a. Basic gate charge waveform




Fig.13b. Gate charge test circuit







Fig.14 Peak diode recovery dv/dt test circuit for N-Channel MOSFET








Case Style





All dimensions in millimeters (inches)