# Integration Manual

for S32K1\_S32M24X MCL Driver

Document Number: IM2MCLASRR21-11 Rev0000R2.0.0 Rev. 1.0

1 Revision History		2
2 Introduction		3
2.1 Supported Derivatives		3
2.2 Overview		4
2.3 About This Manual		5
2.4 Acronyms and Definitions		6
2.5 Reference List		6
3 Building the driver		7
3.1 Build Options		7
3.1.1 GCC Compiler/Assembler/Link	ter Options	7
3.1.2 IAR Compiler/Assembler/Link	er Options	11
3.1.3 GHS Compiler/Assembler/Link	er Options	13
3.2 Files required for compilation		15
3.3 Setting up the plugins		18
4 Function calls to module	1	L <b>9</b>
4.1 Function Calls during Start-up		19
4.2 Function Calls during Shutdown		19
4.3 Function Calls during Wake-up		19
5 Module requirements	2	20
5.1 Exclusive areas to be defined in BSW	scheduler	20
5.2 Exclusive areas not available on this p	latform	30
5.3 Peripheral Hardware Requirements		30
$5.4~\mathrm{ISR}$ to configure within Autosar OS - d	ependencies	30
5.5 ISR Macro		31
5.5.1 Without an Operating System		31
5.5.2 With an Operating System $$		31
5.6 Other AUTOSAR modules - dependent	cies	32
5.7 Data Cache Restrictions		32
5.8 User Mode support		32
5.8.1 User Mode configuration in the	module	32
5.8.2 User Mode configuration in Aut	$\cos arOS \dots 3$	33
5.9 Multicore support		34
6 Main API Requirements	3	35
6.1 Main function calls within BSW sched	uler	35
6.2 API Requirements		35
6.3 Calls to Notification Functions, Callba	cks, Callouts	38
NXP Semiconductors S32K	1 S32M24X MCL Driver	i

7 Memory allocation	39
7.1 Sections to be defined in MCL_MemMap.h	39
7.2 Linker command file	40
8 Integration Steps	41
9 External assumptions for driver	42

# **Revision History**

Revision	Date	Author	Description
1.0	04.08.2023	NXP RTD Team	S32K1_S32M24X Real-Time Drivers AUTOSAR 4.4 & R21-11
			Version 2.0.0

### Introduction

- Supported Derivatives
- Overview
- About This Manual
- Acronyms and Definitions
- Reference List

This Integration Manual describes the integration requirements for NXP Mcl Driver for S32K1\_S32M24X.

## 2.1 Supported Derivatives

The software described in this document is intended to be used with the following microcontroller devices of NXP Semiconductors:

- s32k116\_qfn32
- $s32k116\_lqfp48$
- s32k118\_lqfp48
- $\bullet \hspace{0.1cm} s32k118\_lqfp64$
- s32k142\_lqfp48
- $\bullet \hspace{0.1cm} s32k142\_lqfp64$
- s32k142\_lqfp100
- $s32k142w\_lqfp48$
- $s32k142w_lqfp64$
- s32k144\_lqfp48
- $s32k144\_lqfp64 / MWCT1014S\_lqfp64$
- $s32k144\_lqfp100 / MWCT1014S\_lqfp100$

#### Introduction

- s32k144\_mapbga100
- $s32k144w\_lqfp48$
- s32k144w\_lqfp64
- s32k146\_lqfp64
- s32k146\_lqfp100 / MWCT1015S\_lqfp100
- s32k146\_mapbga100 / MWCT1015S\_mapbga100
- $s32k146_lqfp144$
- $s32k148_lqfp100$
- s32k148\_mapbga100 / MWCT1016S\_mapbga100
- s32k148\_lqfp144
- $s32k148_lqfp176$
- s32m241\_lqfp64
- s32m242\_lqfp64
- $s32m243_lqfp64$
- s32m244\_lqfp64

All of the above microcontroller devices are collectively named as S32K1\_S32M24X. Note: MWCT part numbers contain NXP confidential IP for Qi Wireless Power

#### 2.2 Overview

AUTOSAR (AUTomotive Open System ARchitecture) is an industry partnership working to establish standards for software interfaces and software modules for automobile electronic control systems.

#### AUTOSAR:

- paves the way for innovative electronic systems that further improve performance, safety and environmental friendliness.
- is a strong global partnership that creates one common standard: "Cooperate on standards, compete on implementation".
- is a key enabling technology to manage the growing electrics/electronics complexity. It aims to be prepared for the upcoming technologies and to improve cost-efficiency without making any compromise with respect to quality.
- facilitates the exchange and update of software and hardware over the service life of the vehicle.

### 2.3 About This Manual

This Technical Reference employs the following typographical conventions:

- Boldface style: Used for important terms, notes and warnings.
- *Italic* style: Used for code snippets in the text. Note that C language modifiers such "const" or "volatile" are sometimes omitted to improve readability of the presented code.

Notes and warnings are shown as below:

Note

This is a note.

Warning

This is a warning

# 2.4 Acronyms and Definitions

Term	Definition	
API	Application Programming Interface	
ASM	Assembler	
BSMI	Basic Software Make file Interface	
CAN	Controller Area Network	
C/CPP	C and C++ Source Code	
CS	Chip Select	
CTU	Cross Trigger Unit	
DEM	Diagnostic Event Manager	
DET	Development Error Tracer	
DMA	Direct Memory Access	
ECU	Electronic Control Unit	
FIFO	First In First Out	
LSB	Least Signifigant Bit	
MCU	Micro Controller Unit	
MIDE	Multi Integrated Development Environment	
MSB	Most Significant Bit	
N/A	Not Applicable	
RAM	Random Access Memory	
SIU	Systems Integration Unit	
SWS	Software Specification	
VLE	Variable Length Encoding	
XML	Extensible Markup Language	

# 2.5 Reference List

#	Title	Version
1	S32K1xx Series Reference Manual	Rev. 14, 09/2021
2	Errata S32K116_0N96V	Rev. 22/OCT/2021
3	Errata S32K118_0N97V	Rev. 22/OCT/2021
4	Errata S32K142_0N33V	Rev. 22/OCT/2021
5	Errata S32K144_0N57U	Rev. 22/OCT/2021
6	Errata S32K144W_0P64A	Rev. 22/OCT/2021
7	Errata S32K146_0N73V	Rev. 22/OCT/2021
8	Errata S32K148_0N20V	Rev. 22/OCT/2021
9	S32K1xx Data Sheet	Rev. 14, 08/2021
10	S32M24x Reference Manual	Rev. 2 Draft A, 05/2023
11	Errata S32M244_P64A+P73G	Rev. 0
12	Errata S32M242_N33V+P73G	Rev. 0, 06/2023
13	S32M2xx Data Sheet	Rev. 3 DraftA, 05/2023

## **Building the driver**

- Build Options
- Files required for compilation
- Setting up the plugins

This section describes the source files and various compilers, linker options used for building the driver. It also explains the EB Tresos Studio plugin setup procedure.

# 3.1 Build Options

- GCC Compiler/Assembler/Linker Options
- IAR Compiler/Assembler/Linker Options
- GHS Compiler/Assembler/Linker Options

The RTD driver files are compiled using:

- NXP GCC 10.2.0 20200723 (Build 1728 Revision g5963bc8)
- IAR ANSI C/C++ Compiler V8.40.3.228/W32 for ARM Functional Safety
- Green Hills Multi 7.1.6d / Compiler 2020.1.4

The compiler, assembler, and linker flags used for building the driver are explained below.

The TS\_T40D2M20I0R0 part of the plugin name is composed as follows:

- T = Target\_Id (e.g. T40 identifies Cortex-M architecture)
- D = Derivative Id (e.g. D2 identifies S32K1 platform)
- M = SW\_Version\_Major and SW\_Version\_Minor
- $I = SW_Version_Patch$
- R = Reserved

#### 3.1.1 GCC Compiler/Assembler/Linker Options

#### 3.1.1.1 GCC Compiler Options

### Building the driver

Compiler Option	Description
-mcpu=cortex-m4	Targeted ARM processor for which GCC should tune the performance of the code (for S32K14x or S32M24x devices)
-mcpu=cortex-m0plus	Targeted ARM processor for which GCC should tune the performance of the code (for S32K11x devices)
-mthumb	Generates code that executes in Thumb state
-mlittle-endian	Generate code for a processor running in little-endian mode
-mfpu=fpv4-sp-d16	Specifies the floating-point hardware available on the target (for S32K14x or S32M24x devices)
-mfloat-abi=hard	Specifies the floating-point ABI to use. "hard" allows generation of floating-point instructions and uses FPU-specific calling conventions (for S32K14x or S32M24x devices)
-mfpu=auto	Specifies the floating-point hardware available on the target (for S32K11x devices)
-mfloat-abi=soft	Specifies the floating-point ABI to use. Specifying "soft" causes GCC to generate output containing library calls for floating-point operations (for S32K11x devices)
-std=c99	Specifies the ISO C99 base standard
-Os	Optimize for size. Enables all -O2 optimizations except those that often increase code size
-ggdb3	Produce debugging information for use by GDB using the most expressive format available, including GDB extensions if at all possible. Level 3 includes extra information, such as all the macro definitions present in the program
-Wall	Enables all the warnings about constructions that some users consider questionable, and that are easy to avoid (or modify to prevent the warning), even in conjunction with macros
-Wextra	This enables some extra warning flags that are not enabled by -Wall
-pedantic	Issue all the warnings demanded by strict ISO C. Reject all programs that use forbidden extensions. Follows the version of the ISO C standard specified by the aforementioend -std option
-Wstrict-prototypes	Warn if a function is declared or defined without specifying the argument types
-Wundef	Warn if an undefined identifier is evaluated in an #if directive. Such identifiers are replaced with zero
-Wunused	Warn whenever a function, variable, label, value, macro is unused
-Werror=implicit-function-declaration	Make the specified warning into an error. This option throws an error when a function is used before being declared
-Wsign-compare	Warn when a comparison between signed and unsigned values could produce an incorrect result when the signed value is converted to unsigned.
-Wdouble-promotion	Give a warning when a value of type float is implicitly promoted to double
-fno-short-enums	Specifies that the size of an enumeration type is at least 32 bits regardless of the size of the enumerator values.

Compiler Option	Description
-funsigned-char	Let the type char be unsigned by default, when the declaration does not use either signed or unsigned
-funsigned-bitfields	Let a bit-field be unsigned by default, when the declaration does not use either signed or unsigned
-fomit-frame-pointer	Omit the frame pointer in functions that don't need one. This avoids the instructions to save, set up and restore the frame pointer; on many targets it also makes an extra register available.
-fno-common	Makes the compiler place uninitialized global variables in the BSS section of the object file. This inhibits the merging of tentative definitions by the linker so you get a multiple- definition error if the same variable is accidentally defined in more than one compilation unit
-fstack-usage	This option is only used to build test for generation Ram/← Stack size report. Makes the compiler output stack usage information for the program, on a per-function basis
-fdump-ipa-all	This option is only used to build test for generation Ram/← Stack size report. Enables all inter-procedural analysis dumps
-с	Stop after assembly and produce an object file for each source file
-DS32K1XX	Predefine S32K1XX as a macro, with definition 1
-DS32K148	Predefine S32K148 as a macro, with definition 1. S32 $\leftarrow$ K148 can be replaced according to derivatives name S32K116,S32K118,S32K142,S32K142W,S32K144,S32 $\leftarrow$ K144W,S32K146,S32K148,S32M244,S32M242.
-DGCC	Predefine GCC as a macro, with definition 1
-DUSE_SW_VECTOR_MODE	Predefine USE_SW_VECTOR_MODE as a macro, with definition 1. By default, the drivers are compiled to handle interrupts in Software Vector Mode
-DI_CACHE_ENABLE	Predefine I_CACHE_ENABLE as a macro, with definition 1. Enables instruction cache initialization in source file system.c under the Platform driver (for S32K14x or S32← M24x devices)
-DENABLE_FPU	Predefine ENABLE_FPU as a macro, with definition 1. Enables FPU initialization in source file system.c under the Platform driver (for S32K14x or S32M24x devices)
-DMCAL_ENABLE_USER_MODE_SUPPORT	Predefine MCAL_ENABLE_USER_MODE_SUPPO← RT as a macro, with definition 1. Allows drivers to be configured in user mode.
-sysroot=	Specifies the path to the sysroot, for Cortex-M7 it is /arm-none-eabi/newlib
-specs=nano.specs	Use Newlib nano specs
-specs=nosys.specs	Do not use printf/scanf

### 3.1.1.2 GCC Assembler Options

### Building the driver

Assembler Option	Description	
-Xassembler-with-cpp	Specifies the language for the following input files (rather than letting the compiler choose a default based on the file name suffix)	
-mcpu=cortex-m4	Targeted ARM processor for which GCC should tune the performance of the code (for S32K14x or S32M24x devices)	
-mcpu=cortex-m0plus	Targeted ARM processor for which GCC should tune the performance of the code (for S32K11x devices)	
-mfpu=fpv4-sp-d16	Specifies the floating-point hardware available on the target (for S32K14x devices)	
-mfloat-abi=hard	Specifies the floating-point ABI to use. "hard" allows generation of floating-point instructions and uses FPU-specific calling conventions (for S32K14x devices)	
-mfpu=auto	Specifies the floating-point hardware available on the target (for S32K11x devices)	
-mfloat-abi=soft	Specifies the floating-point ABI to use. Specifying "soft" causes GCC to generate output containing library calls for floating-point operations (for S32K11x devices)	
-mthumb	Generates code that executes in Thumb state	
-с	Stop after assembly and produce an object file for each source file	

### 3.1.1.3 GCC Linker Options

Linker Option	Description	
-Wl,-Map,filename	Produces a map file	
-T linkerfile	Use linkerfile as the linker script. This script replaces the default linker script (rather than adding to it)	
-entry=Reset_Handler	Specifies that the program entry point is Reset_Handler	
-nostartfiles	Do not use the standard system startup files when linking	
-mcpu=cortex-m4	Targeted ARM processor for which GCC should tune the performance of the code (for S32K14x or S32M24x devices)	
-mcpu=cortex-m0plus	Targeted ARM processor for which GCC should tune the performance of the code (for S32K11x devices)	
-mthumb	Generates code that executes in Thumb state	
-mfpu=fpv4-sp-d16	Specifies the floating-point hardware available on the target (for S32K14x or S32M24x devices)	
-mfloat-abi=hard	Specifies the floating-point ABI to use. "hard" allows generation of floating-point instructions and uses FPU-specific calling conventions (for S32K14x or S32M24x devices)	
-mfpu=auto	Specifies the floating-point hardware available on the target (for S32K11x devices)	
-mfloat-abi=soft	Specifies the floating-point ABI to use. Specifying "soft" causes GCC to generate output containing library calls for floating-point operations (for S32K11x devices)	
-mlittle-endian	Generate code for a processor running in little-endian mode	
-ggdb3	Produce debugging information for use by GDB using the most expressive format available, including GDB extensions if at all possible. Level 3 includes extra information, such as all the macro definitions present in the program	
-lc	Link with the C library	
-lm	Link with the Math library	
-lgcc	Link with the GCC library	
-n	Turn off page alignment of sections, and disable linking against shared libraries	
-sysroot=	Specifies the path to the sysroot, for Cortex-M7 it is /arm-none-eabi/newlib	

Linker Option	Description
-specs=nano.specs	Use Newlib nano specs
-specs=nosys.specs	Do not use printf/scanf

# ${\bf 3.1.2}\quad {\bf IAR~Compiler/Assembler/Linker~Options}$

### 3.1.2.1 IAR Compiler Options

Compiler Option	Description
-cpu=Cortex-M4	Targeted ARM processor for which IAR should tune the performance of the code (for S32K14x or S32M24x devices)
-cpu=Cortex-M0+	Targeted ARM processor for which IAR should tune the performance of the code (for S32K11x devices)
-cpu_mode=thumb	Generates code that executes in Thumb state
-endian=little	Generate code for a processor running in little-endian mode
-fpu=FPv4-SP	Use this option to generate code that performs floating-point operations using a Floating Point Unit (FPU). Single-precision variant. (for S32K14x or S32M24x devices)
-fpu=none	Use this option to generate code that performs floating-point operations using a Floating Point Unit (FPU). No FPU. (for S32K11x devices)
-е	Enables all IAR C language extensions
-Ohz	Optimize for size. The compiler will emit AEABI attributes indicating the requested optimization goal. This information can be used by the linker to select smaller or faster variants of DLIB library functions
-debug	Makes the compiler include debugging information in the object modules. Including debug information will make the object files larger
-no_clustering	Disables static clustering optimizations. Static and global variables defined within the same module will not be arranged so that variables that are accessed in the same function are close to each other
-no_mem_idioms	Makes the compiler not optimize certain memory access patterns
-no_explicit_zero_opt	Do not treat explicit initializations to zero of static variables as zero initializations
-require_prototypes	Force the compiler to verify that all functions have proper prototypes. Generates an error otherwise
-no_wrap_diagnostics	Does not wrap long lines in diagnostic messages
-diag_suppress=Pa050	Suppresses diagnostic message Pa050
-DS32K1XX	Predefine S32K1XX as a macro, with definition 1
-DS32K148	Predefine S32K148 as a macro, with definition 1. S32 $\leftarrow$ K148 can be replaced according to derivatives name S32K116,S32K118,S32K142,S32K142W,S32K144,S32 $\leftarrow$ K144W,S32K146,S32K148,S32M244,S32M242.
-DIAR	Predefine IAR as a macro, with definition 1

### Building the driver

Compiler Option	Description
-DUSE_SW_VECTOR_MODE	Predefine USE_SW_VECTOR_MODE as a macro, with definition 1. By default, the drivers are compiled to handle interrupts in Software Vector Mode.
-DI_CACHE_ENABLE	Predefine I_CACHE_ENABLE as a macro, with definition 1. Enables instruction cache initialization in source file system.c under the Platform driver (for S32K14x or S32↔ M24x devices)
-DENABLE_FPU	Predefine ENABLE_FPU as a macro, with definition 1. Enables FPU initialization in source file system.c under the Platform driver (for S32K14x or S32M24x devices)
-DMCAL_ENABLE_USER_MODE_SUPPORT	Predefine MCAL_ENABLE_USER_MODE_SUPPO← RT as a macro, with definition 1. Allows drivers to be configured in user mode.

### 3.1.2.2 IAR Assembler Options

Assembler Option	Description
-cpu=Cortex-M4	Targeted ARM processor for which IAR should tune the performance of the code (for S32K14x or S32M24x devices)
-cpu=Cortex-M0+	Targeted ARM processor for which IAR should tune the performance of the code (for S32K11x devices)
-fpu=FPv4-SP	Use this option to generate code that performs floating-point operations using a Floating Point Unit (FPU). Single-precision variant. (for S32K14x devices)
-fpu=none	Use this option to generate code that performs floating-point operations using a Floating Point Unit (FPU). No FPU. (for S32K11x devices)
-cpu_mode thumb	Selects the thumb mode for the assembler directive CODE
-g	Disables the automatic search for system include files
-r	Generates debug information

#### 3.1.2.3 IAR Linker Options

Linker Option	Description
-map filename	Produces a map file
-config linkerfile	Use linkerfile as the linker script. This script replaces the default linker script (rather than adding to it)
-cpu=Cortex-M4	Targeted ARM processor for which IAR should tune the performance of the code (for S32K14x or S32M24x devices)
-cpu=Cortex-M0+	Targeted ARM processor for which IAR should tune the performance of the code (for S32K11x devices)
-fpu=FPv4-SP	Use this option to generate code that performs floating-point operations using a Floating Point Unit (FPU). Single-precision variant. (for S32K14x or S32M24x devices)
-fpu=none	Use this option to generate code that performs floating-point operations using a Floating Point Unit (FPU). No FPU. (for S32K11x devices)

Linker Option	Description
-entry _start	Treats _start as a root symbol and start label
-enable_stack_usage	Enables stack usage analysis. If a linker map file is produced, a stack usage chapter is included in the map file
-skip_dynamic_initialization	Dynamic initialization (typically initialization of C++ objects with static storage duration) will not be performed automatically during application startup
-no_wrap_diagnostics	Does not wrap long lines in diagnostic messages

## 3.1.3 GHS Compiler/Assembler/Linker Options

### 3.1.3.1 GHS Compiler Options

Compiler Option	Description
-cpu=cortexm4	Selects target processor: Arm Cortex M4 (for S32K14x or S32M24x devices)
-cpu=cortexm0plus	Selects target processor: Arm Cortex M0+ (for S32K11x devices)
-thumb	Selects generating code that executes in Thumb state
-fpu=vfpv4_d16	Specifies hardware floating-point using the v4 version of the VFP instruction set, with 16 double-precision floating-point registers (for S32K14x or S32M24x devices)
-fsingle	Use hardware single-precision, software double-precision FP instructions (for S32K14x or S32M24x devices)
-fsoft	Specifies software floating-point (SFP) mode. This setting causes your target to use integer registers to hold floating-point data and use library subroutine calls to emulate floating-point operations (for S32K11x devices)
-C99	Use (strict ISO) C99 standard (without extensions)
-ghstd=last	Use the most recent version of Green Hills Standard mode (which enables warnings and errors that enforce a stricter coding standard than regular C and C++)
-Osize	Optimize for size
-gnu_asm	Enables GNU extended asm syntax support
-dual_debug	Generate DWARF 2.0 debug information
-G	Generate debug information
-keeptempfiles	Prevents the deletion of temporary files after they are used. If an assembly language file is created by the compiler, this option will place it in the current directory instead of the temporary directory
-Wimplicit-int	Produce warnings if functions are assumed to return int
-Wshadow	Produce warnings if variables are shadowed
-Wtrigraphs	Produce warnings if trigraphs are detected
-Wundef	Produce a warning if undefined identifiers are used in #if preprocessor statements
-unsigned_chars	Let the type char be unsigned, like unsigned char

### Building the driver

Compiler Option	Description
-unsigned_fields	Bitfields declared with an integer type are unsigned
-no_commons	Allocates uninitialized global variables to a section and initializes them to zero at program startup
-no_exceptions	Disables C++ support for exception handling
-no_slash_comment	C++ style // comments are not accepted and generate errors
-prototype_errors	Controls the treatment of functions referenced or called when no prototype has been provided
-incorrect_pragma_warnings	Controls the treatment of valid #pragma directives that use the wrong syntax
-с	Stop after assembly and produce an object file for each source file
-DS32K1XX	Predefine S32K1XX as a macro, with definition 1
-DS32K148	Predefine S32K148 as a macro, with definition 1. S32 $\leftarrow$ K148 can be replaced according to derivatives name S32K116,S32K118,S32K142,S32K142W,S32K144,S32 $\leftarrow$ K144W,S32K146,S32K148,S32M244,S32M242.
-DGHS	Predefine GHS as a macro, with definition 1
-DUSE_SW_VECTOR_MODE	Predefine USE_SW_VECTOR_MODE as a macro, with definition 1. By default, the drivers are compiled to handle interrupts in Software Vector Mode
-DI_CACHE_ENABLE	Predefine I_CACHE_ENABLE as a macro, with definition 1. Enables instruction cache initialization in source file system.c under the Platform driver (for S32K14x or S32← M24x devices)
-DENABLE_FPU	Predefine ENABLE_FPU as a macro, with definition 1. Enables FPU initialization in source file system.c under the Platform driver (for S32K14x or S32M24x devices)
-DMCAL_ENABLE_USER_MODE_SUPPORT	Predefine MCAL_ENABLE_USER_MODE_SUPPO← RT as a macro, with definition 1. Allows drivers to be configured in user mode

### 3.1.3.2 GHS Assembler Options

Assembler Option	Description
-cpu=cortexm4	Selects target processor: Arm Cortex M4 (for S32K14x or S32M24x devices)
-cpu=cortexm0plus	Selects target processor: Arm Cortex M0+ (for S32K11x devices)
-fpu=vfpv4_d16	Specifies hardware floating-point using the v4 version of the VFP instruction set, with 16 double-precision floating-point registers (for S32K14x devices)
-fsingle	Use hardware single-precision, software double-precision FP instructions (for S32 $\leftarrow$ K14x devices)
-fsoft	Specifies software floating-point (SFP) mode. This setting causes your target to use integer registers to hold floating-point data and use library subroutine calls to emulate floating-point operations (for S32K11x devices)
-preprocess_assembly_files	Controls whether assembly files with standard extensions such as .s and .asm are preprocessed
-list	Creates a listing by using the name and directory of the object file with the .lst extension

Assembler Option	Description
-c	Stop after assembly and produce an object file for each source file

#### 3.1.3.3 GHS Linker Options

Linker Option	Description
-e Reset_Handler	Make the symbol Reset_Handler be treated as a root symbol and the start label of the application
-T linker_script_file.ld	Use linker_script_file.ld as the linker script. This script replaces the default linker script (rather than adding to it)
-map	Produce a map file
-keepmap	Controls the retention of the map file in the event of a link error
-Mn	Generates a listing of symbols sorted alphabetically/numerically by address
-delete	Instructs the linker to remove functions that are not referenced in the final executable. The linker iterates to find functions that do not have relocations pointing to them and eliminates them
-ignore_debug_references	Ignores relocations from DWARF debug sections when using -delete. DWA $\leftarrow$ RF debug information will contain references to deleted functions that may break some third-party debuggers
-Llibrary_path	Points to library_path (the libraries location) for thumb2 to be used for linking
-larch	Link architecture specific library
-lstartup	Link run-time environment startup routines. The source code for the modules in this library is provided in the src/libstartup directory
-lind_sd	Link language-independent library, containing support routines for features such as software floating point, run-time error checking, C99 complex numbers, and some general purpose routines of the ANSI C library (for S32K14x or S32M24x devices)
-lind_sf	Link language-independent library, containing support routines for features such as software floating point, run-time error checking, C99 complex numbers, and some general purpose routines of the ANSI C library (for S32K11x devices)
-V	Prints verbose information about the activities of the linker, including the libraries it searches to resolve undefined symbols
-keep=C40_Ip_AccessCode	Avoid linker remove function C40_Ip_AccessCode from Fls module because it is not referenced explicitly
-nostartfiles	Controls the start files to be linked into the executable

## 3.2 Files required for compilation

This section describes the include files required to compile, assemble and link the Mcl Driver for S32K1 microcontrollers.

To avoid integration of incompatible files, all the include files from other modules shall have the same  $AR\_M \leftarrow AJOR\_VERSION$  and  $AR\_MINOR\_VERSION$ , i.e. only files with the same major and minor versions can be compiled.

#### Building the driver

#### 3.2.0.0.1 MCL Driver Files:

- $Mcl_TS_T40D2M20I0R0\src\Cache_Ip.c$
- Mcl TS T40D2M20I0R0\src\Cache Ip HwAcc Lmem.h
- Mcl TS  $T40D2M20I0R0\src\CDD$  Mcl.c
- $Mcl_TS_T40D2M20I0R0\src\CDD_Mcl_Ipw.c$
- $Mcl_TS_T40D2M20I0R0\src\Dma_Ip.c$
- $Mcl_TS_T40D2M20I0R0\src\Dma_Ip_Driver_State.c$
- Mcl\_TS\_T40D2M20I0R0\src\Dma\_Ip\_Driver\_State.h
- $Mcl_TS_T40D2M20I0R0\src\Dma_Ip_Hw_Access.h$
- Mcl\_TS\_T40D2M20I0R0\src\Dma\_Ip\_Hwv2\_AccessInline.h
- $Mcl_TS_T40D2M20I0R0\src\Dma_Ip_Irq.c$
- $\bullet \ \ Mcl\_TS\_T40D2M20I0R0\backslash src\backslash Dma\_Ip\_Multicore.c$
- Mcl TS T40D2M20I0R0\src\Flexio Mcl Ip.c
- Mcl TS T40D2M20I0R0\src\Flexio Mcl Ip Irq.c
- Mcl\_TS\_T40D2M20I0R0\src\Trgmux\_Ip.c
- Mcl TS T40D2M20I0R0\src\Trgmux Ip HwAcc.h
- $Mcl_TS_T40D2M20I0R0\include\Cache_Ip.h$
- Mcl\_TS\_T40D2M20I0R0\include\Cache\_Ip\_Devassert.h
- $Mcl_TS_T40D2M20I0R0\include\Cache_Ip_Types.h$
- $Mcl_TS_T40D2M20I0R0\include\CDD_Mcl.h$
- Mcl TS T40D2M20I0R0\include\CDD Mcl Ipw.h
- Mcl TS  $T40D2M20I0R0\include\Dma$  Ip.h
- $Mcl_TS_T40D2M20I0R0\include\Dma_Ip_Devassert.h$
- Mcl\_TS\_T40D2M20I0R0\include\Dma\_Ip\_Hwv3\_Regs.h
- $Mcl_TS_T40D2M20I0R0\include\Dma_Ip_Irq.h$
- Mcl\_TS\_T40D2M20I0R0\include\Dma\_Ip\_Multicore.h
- $Mcl_TS_T40D2M20I0R0\include\Dma_Ip_Types.h$
- Mcl TS T40D2M20I0R0\include\Flexio Mcl Ip HwAccess.h

- Mcl\_TS\_T40D2M20I0R0\include\Flexio\_Mcl\_Ip\_Types.h
- $Mcl_TS_T40D2M20I0R0\include\Mcl.h$
- $Mcl_TS_T40D2M20I0R0\include\Mcl_Types.h$
- $Mcl_TS_T40D2M20I0R0\include\Trgmux_Ip.h$
- $Mcl_TS_T40D2M20I0R0\include\Trgmux_Ip_Types.h$

#### 3.2.0.0.2 MCL Driver Generated Files (must be generated by the user using a configuration tool):

- $\bullet \quad {\bf Cache\_Ip\_Cfg\_Defines.h}$
- Cache\_Ip\_Cfg\_DeviceRegisters.h
- CDD\_Mcl\_Cfg.h
- CDD\_Mcl\_Cfg\_Defines.h
- Dma\_Ip\_Cfg.h
- Dma\_Ip\_Cfg\_Defines.h
- Dma Ip Cfg DeviceRegistersV2.h
- Dma\_Ip\_Cfg\_Devices.h
- Flexio\_Mcl\_Ip\_Cfg.h
- Flexio\_Mcl\_Ip\_Cfg\_Defines.h
- Flexio\_Mcl\_Ip\_Cfg\_DeviceRegisters.h
- Trgmux\_Ip\_Cfg.h
- Trgmux\_Ip\_Cfg\_Defines.h
- Trgmux\_Ip\_Cfg\_DeviceRegisters.h
- CDD\_Mcl\_Cfg.c
- Dma\_Ip\_Cfg.c
- Trgmux\_Ip\_Cfg.c

#### Note

#### As a deviation from the standard:

- Mcl\_[VariantName]\_PBcfg.c, Dma\_Ip\_[VariantName]\_PBcfg.c These files will contain the definition for all parameters that are variant aware, independent of the configuration class that will be selected (PC, LT, PB)
- Dma\_Ip\_Cfg.c This file will contain the definition for all configuration structures containing only variables that are not variant aware, configured and generated only once. This file alone does not contain the whole structure needed by Mcl\_Init function to configure the driver. Based on the number of variants configured in the EcuC, there can be more than one configuration structure for one module even for VariantPreCompile.

#### Building the driver

#### **3.2.0.0.3** Base Files:

- Base\_TS\_T40D2M20I0R0\include\Platform\_Types.h
- Base\_TS\_T40D2M20I0R0\include\Soc\_Ips.h
- Base\_TS\_T40D2M20I0R0\include\Std\_Types.h
- Base\_TS\_T40D2M20I0R0\include\OsIf.h

#### 3.2.0.0.4 DEM Files:

- Dem\_TS\_T40D2M20I0R0 $\$ include $\$ Dem.h
- Dem\_TS\_T40D2M20I0R0\include\Dem\_Types.h
- Dem\_TS\_T40D2M20I0R0\generate\_PC\include\Dem\_IntErrId.h
- Dem\_TS\_T40D2M20I0R0\src\Dem.c

#### 3.2.0.0.5 DET Files:

- Det TS  $T40D2M20I0R0\$ include $\$ Det.h

#### 3.2.0.0.6 RTE Files:

- Rte\_TS\_T40D2M20I0R0\src\SchM\_Mcl.c

## 3.3 Setting up the plugins

The MCL driver was designed to be configured by using the EB Tresos Studio (version EB tresos Studio 29.0.0 or later.)

### Function calls to module

- Function Calls during Start-up
- Function Calls during Shutdown
- Function Calls during Wake-up

## 4.1 Function Calls during Start-up

None.

4.2 Function Calls during Shutdown

None.

4.3 Function Calls during Wake-up

None.

## Module requirements

- Exclusive areas to be defined in BSW scheduler
- Exclusive areas not available on this platform
- Peripheral Hardware Requirements
- ISR to configure within AutosarOS dependencies
- ISR Macro
- Other AUTOSAR modules dependencies
- Data Cache Restrictions
- User Mode support
- Multicore support

#### 5.1 Exclusive areas to be defined in BSW scheduler

In the current implementation, MCL is using the services of Schedule Manager (SchM) for entering and exiting the exclusive areas. The following critical regions are used in the MCL driver:

Exclusive Areas are used in High level driver layer (HLD)

MCL\_EXCLUSIVE\_AREA\_00 is used in function Mcl\_Init to protect the DMA\_MP\_CSR and DMA\_C← RC\_GEC register from read/modify/write operation in Dma\_Ip\_Init.

MCL\_EXCLUSIVE\_AREA\_02 is used in function Mcl\_SetDmaInstanceCommand to protect DMA\_MP\_← CSR register from read/modify/write operation in Dma\_Ip\_SetLogicInstanceCommand.

MCL\_EXCLUSIVE\_AREA\_03 is used in function Mcl\_Init to protect DMA\_CRC\_CTL register from read/modify/write operation in Dma\_Ip\_LogicChannelInit.

- MCL\_EXCLUSIVE\_AREA\_04 is used in function Mcl\_DeInit to protect All TCDx\_WORDs, DMA\_MP← CH\_GRPRI register from read/modify/write operation in Dma\_Ip\_LogicChannelDeinit.
- MCL\_EXCLUSIVE\_AREA\_05 is used in function Mcl\_SetDmaChannelCommand to protect TCDx.8TH\_← WORD register from read/modify/write operation in Dma\_Ip\_SetLogicChannelCommand.
- $$\label{eq:mcl_exclusive_area} \begin{split} \mathbf{MCL\_EXCLUSIVe\_AREA\_06} \text{ is used in function } \mathbf{Mcl\_GetDmaChannelStatus} \text{ to protect } \mathbf{TCDx.8TH\_W} \hookrightarrow \\ \mathbf{ORD } \text{ register from } \mathbf{read/modify/write } \text{ operation in } \mathbf{Dma\_Ip\_GetLogicChannelStatus}. \end{split}$$
- $\label{local_modify_write} \begin{tabular}{ll} MCL\_EXCLUSIVE\_AREA\_07 is used in function Mcl\_SetDmaChannelGlobalList to protect DMA\_MP\_ $\leftarrow$ CH\_GRPRI and TCDx.8TH\_WORD register from read/modify/write operation in Dma\_Ip\_SetLogicChannel $\leftarrow$ GlobalList.$
- $MCL\_EXCLUSIVE\_AREA\_08$  is used in function Mcl\_SetDmaChannelGlobalList to protect All  $TCDx\_ \leftarrow WORDs$  register from read/modify/write operation in Dma\_Ip\_SetLogicChannelGlobalList.
- $\label{lem:mcl_exclusive_area} \begin{tabular}{l} MCL\_EXCLUSIVE\_AREA\_09 is used in function Mcl\_SetDmaChannelScatterGatherList to protect All T $\leftarrow$ CDx\_WORDs register from read/modify/write operation in Dma\_Ip\_SetLogicChannelScatterGatherList. \end{tabular}$
- $\label{lem:mcl_exclusive_area} \begin{tabular}{l} MCL\_EXCLUSIVE\_AREA\_10 is used in function Mcl\_SetDmaChannelScatterGatherList to protect All T $\leftarrow$ CDx\_WORDs register from read/modify/write operation in Dma\_Ip\_SetLogicChannelScatterGatherList. \end{tabular}$
- MCL\_EXCLUSIVE\_AREA\_11 is used in function Mcl\_SetDmaChannelScatterGatherConfig to protect All TCDx\_WORDs register from read/modify/write operation in Dma\_Ip\_SetLogicChannelScatterGatherConfig.
- MCL\_EXCLUSIVE\_AREA\_12 is used in function Mcl\_Init to protect All TCDx\_WORDs register from read/modify/write operation in Static\_Dma\_Ip\_SetLogicChannelScatterGatherInit.
- MCL\_EXCLUSIVE\_AREA\_13 is used in function Mcl\_CacheEnable to protect S32\_SCB\_CCR register from read/modify/write operation in Cache Ip Enable.
- MCL\_EXCLUSIVE\_AREA\_14 is used in function Mcl\_CacheDisable to protect S32\_SCB\_CCR register from read/modify/write operation in Cache Ip Disable.
- MCL\_EXCLUSIVE\_AREA\_15 is used in function Mcl\_CacheInvalidate to protect S32\_SCB\_CSSELR and S32\_SCB\_ICIALLU register from read/modify/write operation in Cache\_Ip\_Invalidate.
- MCL\_EXCLUSIVE\_AREA\_16 is used in function Mcl\_CacheClean to protect S32\_SCB\_CSSELR and S32← SCB\_ICIALLU register from read/modify/write operation in Cache—Ip—Clean.
- MCL\_EXCLUSIVE\_AREA\_17 is used in function Mcl\_CacheInvalidateByAddr to protect S32\_SCB\_CSS← ELR and S32\_SCB\_ICIMVAU register from read/modify/write operation in Cache\_Ip\_InvalidateByAddr.
- MCL\_EXCLUSIVE\_AREA\_18 is used in function Mcl\_CacheCleanByAddr to protect S32\_SCB\_CSSELR and S32\_SCB\_ICIMVAU register from read/modify/write operation in Cache\_Ip\_CleanByAddr.
- MCL\_EXCLUSIVE\_AREA\_19 is used in function Mcl\_Init to protect TRGMUXn register from read/modify/write operation in Trgmux\_Ip\_Init.
- MCL\_EXCLUSIVE\_AREA\_20 is used in function Mcl\_SetTrgMuxInput to protect TRGMUXn register from read/modify/write operation in Trgmux Ip SetInput.
- MCL\_EXCLUSIVE\_AREA\_21 is used in function Mcl\_SetTrgMuxLock to protect TRGMUXn register from read/modify/write operation in Trgmux\_Ip\_SetLock.

#### Module requirements

MCL\_EXCLUSIVE\_AREA\_39 is used in function Mcl\_Init to protect CTRL register from read/modify/write operation in Flexio\_Mcl\_Ip\_InitDevice.

MCL\_EXCLUSIVE\_AREA\_40 is used in function Mcl\_Init to protect CTRL register from read/modify/write operation in Flexio\_Mcl\_Ip\_InitDevice.

MCL\_EXCLUSIVE\_AREA\_41 is used in function Mcl\_Init to protect CTRL register from read/modify/write operation in Flexio\_Mcl\_Ip\_InitDevice.

MCL\_EXCLUSIVE\_AREA\_42 is used in function Mcl\_Init to protect SHIFTEIEN register from read/modify/write operation in Flexio\_Mcl\_Ip\_InitDevice.

MCL\_EXCLUSIVE\_AREA\_43 is used in function Mcl\_Init to protect SHIFTSIEN register from read/modify/write operation in Flexio\_Mcl\_Ip\_InitDevice.

MCL\_EXCLUSIVE\_AREA\_44 is used in function Mcl\_Init to protect SHIFTSDEN register from read/modify/write operation in Flexio\_Mcl\_Ip\_InitDevice.

MCL\_EXCLUSIVE\_AREA\_45 is used in function Mcl\_Init to protect TIMIEN register from read/modify/write operation in Flexio\_Mcl\_Ip\_InitDevice.

MCL\_EXCLUSIVE\_AREA\_46 is used in function Mcl\_Init to protect TIMERSDEN register from read/modify/write operation in Flexio\_Mcl\_Ip\_InitDevice.

Exclusive Areas implemented in Low level driver layer (IPL)

MCL\_EXCLUSIVE\_AREA\_00 is used in function Dma\_Ip\_Init() to protect the updates for:

- DMA\_MP\_CSR
- DMA CRC GEC

MCL\_EXCLUSIVE\_AREA\_01 is used in function Dma\_Ip\_Deinit() to protect the updates for:

- DMA\_MP\_CSR
- DMA CRC GEC

MCL\_EXCLUSIVE\_AREA\_02 is used in function Dma\_Ip\_SetLogicInstanceCommand() to protect the updates for:

• DMA\_MP\_CSR

MCL\_EXCLUSIVE\_AREA\_03 is used in function Dma\_Ip\_LogicChannelInit() to protect the updates for:

• DMA CRC CTL

MCL\_EXCLUSIVE\_AREA\_04 is used in function Dma\_Ip\_LogicChannelDeinit() to protect the updates for:

- All TCDx\_WORDs
- DMA\_MP\_CH\_GRPRI

MCL\_EXCLUSIVE\_AREA\_05 is used in function Dma\_Ip\_SetLogicChannelCommand() to protect the updates for:

• TCDx.8TH\_WORD

MCL\_EXCLUSIVE\_AREA\_06 is used in function Dma\_Ip\_GetLogicChannelStatus() to protect the updates for:

• TCDx.8TH\_WORD

MCL\_EXCLUSIVE\_AREA\_07 is used in function Dma\_Ip\_SetLogicChannelGlobalList() to protect the updates for:

- DMA\_MP\_CH\_GRPRI
- TCDx.8TH\_WORD

 $MCL\_EXCLUSIVE\_AREA\_08$  is used in function  $Dma\_Ip\_SetLogicChannelTransferList()$  to protect the updates for:

• All TCDx\_WORDs

 $\label{logic} \mathbf{MCL\_EXCLUSIVE\_AREA\_09} \ \ \mathrm{is} \ \ \mathrm{used} \ \ \mathrm{in} \ \ \mathrm{function} \ \ \mathrm{Dma\_Ip\_SetLogicChannelScatterGatherList}() \ \ \mathrm{to} \ \ \mathrm{protect}$  the updates for:

• All TCDx\_WORDs

MCL\_EXCLUSIVE\_AREA\_10 is used in function Dma\_Ip\_SetLogicChannelCrcList() to protect the updates for:

- DMA\_CRC\_CTL
- DMA CRC ICRC

MCL\_EXCLUSIVE\_AREA\_11 is used in function Dma\_Ip\_SetLogicChannelScatterGatherConfig() to protect the updates for:

• All TCDx WORDs

 $MCL\_EXCLUSIVE\_AREA\_12 \ is \ used \ in \ function \ Static\_Dma\_Ip\_SetLogicChannelScatterGatherInit() \ to \ protect \ the \ updates \ for:$ 

#### Module requirements

• All TCDx\_WORDs

MCL\_EXCLUSIVE\_AREA\_13 is used in function Cache\_Ip\_Enable() to protect the updates for:

• S32\_SCB\_CCR

MCL\_EXCLUSIVE\_AREA\_14 is used in function Cache\_Ip\_Disable() to protect the updates for:

• S32\_SCB\_CCR

MCL EXCLUSIVE AREA 15 is used in function Cache Ip Invalidate() to protect the updates for:

- S32\_SCB\_CSSELR
- S32\_SCB\_ICIALLU

MCL\_EXCLUSIVE\_AREA\_16 is used in function Cache\_Ip\_Clean() to protect the updates for:

- S32\_SCB\_CSSELR
- S32 SCB ICIALLU

MCL\_EXCLUSIVE\_AREA\_17 is used in function Cache\_Ip\_InvalidateByAddr() to protect the updates for:

- S32\_SCB\_CSSELR
- S32 SCB ICIMVAU

MCL\_EXCLUSIVE\_AREA\_18 is used in function Cache\_Ip\_CleanByAddr() to protect the updates for:

- S32\_SCB\_CSSELR
- S32 SCB ICIMVAU

MCL\_EXCLUSIVE\_AREA\_19 is used in function Trgmux\_Ip\_Init() to protect the updates for:

• TRGMUXn

MCL\_EXCLUSIVE\_AREA\_20 is used in function Trgmux\_Ip\_SetInput() to protect the updates for:

• TRGMUXn

MCL\_EXCLUSIVE\_AREA\_21 is used in function Trgmux\_Ip\_SetLock() to protect the updates for:

• TRGMUXn

MCL\_EXCLUSIVE\_AREA\_39 is used in function Flexio\_Mcl\_Ip\_SetSoftwareReset() to protect the updates for:

• CTRL

 $\label{local_matter_model} \mathbf{MCL\_EXCLUSIVE\_AREA\_40} \text{ is used in function } \mathbf{Flexio\_Mcl\_Ip\_SetDebugEnable()} \text{ to protect the updates for:}$ 

• CTRL

MCL\_EXCLUSIVE\_AREA\_41 is used in function Flexio\_Mcl\_Ip\_SetEnable() to protect the updates for:

CTRL

MCL\_EXCLUSIVE\_AREA\_42 is used in function Flexio\_Mcl\_Ip\_SetShifterErrorInterrupt() to protect the updates for:

• SHIFTEIEN

MCL\_EXCLUSIVE\_AREA\_43 is used in function Flexio\_Mcl\_Ip\_SetShifterInterrupt() to protect the updates for:

• SHIFTSIEN

MCL\_EXCLUSIVE\_AREA\_44 is used in function Flexio\_Mcl\_Ip\_SetShifterDMARequest() to protect the updates for:

• SHIFTSDEN

MCL\_EXCLUSIVE\_AREA\_45 is used in function Flexio\_Mcl\_Ip\_SetTimerInterrupt() to protect the updates for:

• TIMIEN

MCL\_EXCLUSIVE\_AREA\_46 is used in function Flexio\_Mcl\_Ip\_SetTimerDMARequest() to protect the updates for:

IMERSDEN

Table 5.1 Exclusive Areas

#	R E A	R E A	A	A	<b>E</b> ∢ <b>A</b> .	<b>E</b> ∢ <b>A</b> .	<b>E</b> ∢ <b>A</b> ·	A. E. A.	R E A	<b>E</b> ∢ <b>A</b> ⋅	<b>E</b> ∢ <b>A</b> ⋅	R E A	<b>E</b> ∢ <b>A</b> ⋅	<b>E</b> ; <b>A</b> :	R E A	R E A	R E A	A. R. A.	R E A	<b>E</b> ∢ <b>A</b> ⋅	R E A	R E A	R E A	<b>E</b> ∢ <b>A</b> ⋅	<b>E</b> ∢ <b>A</b> ⋅	R E A	<b>E</b> ∢ <b>A</b> .	A	R E A	E A
Δ		01	02 x	03	04		06	07	08	09		 11	$\overline{12}$	$\overline{13}$	$\overline{14}$	$\overline{15}$		$\overline{17}$		$\overline{19}$	$\overline{20}$	<b>2</b> 1	39	$\frac{-}{40}$		$\overline{42}$	$\overline{43}$	$\frac{-}{44}$	$\overline{45}$	46
		A	X																											
E ← A ←	ے ا																													
00	_																													
A	⊸x	X	х																											
R∢ Ε∢	ے ا																													
A	ے ا																													
01	X																													
A. R.	→X →	X	х																											
E∢ A₄	ے ا																													
	ے																													
A				x							X																			
R∢ E∢	ے ا																													
A	_																													
03																														
A. R.	_				X	х		х	х	х		х	х																	
E∢	_																													
A 4	그 그																													
					x	x		x	x	x		x	x																	
A ← R ← A ←	_																													
A.	_ _																													
	_																													
A & R & E & A &	_				х	х		х	х	x		х	х																	
E.	_   _																													
A	_   _																													
06																														

#	A R E	$\mathbf{R}$	A. R. E.	A R E A	A R E	A.R.	A R E	A.R.	A. R. E. A.	A R E A	A R E	A R E	A. R. A.	A R E	$\mathbf{E}_{^{4}}$	A R E	A R E	R	$\mathbf{R}$	R E	A R E	A R E	A. R. E. A.	A. R. E.	A R E	A R E	A. R. E. A.	A R E	A R E	<b>A</b> ← <b>R</b> ← <b>E</b> ←
	A																			A										4
A	$\overline{}$	01	$\frac{-}{02}$	03		05 x	06		08 x	x		11 x	12 x	13	14	15	16	17	18	19	<b>2</b> 0	21	<b>3</b> 9	40	41	42	43	44	<b>4</b> 5	<b>4</b> 6
					А	^		Λ	^	^		^	^																	
E	د ا																													
R E A A A A A A A A A A A A A A A A A A	ا د																													
				x							x																			
R	ا د																													
E.↓ A.↓	د ا																													
A← R← A← 08 A← R← A← A← O9	_																													
A	د				х	х		х	х	х		х	х																	
K E ←	ں																													
A	ا د																													
09																														
A ← E ← A ← 10	ا د				X	х		х	х	х		х	x																	
E	ا د																													
A	ں ا																													
10																														
A R E A	ا د																													
E↔	ا د																													
1																														
11 A	_																													
A ← R ← A ←	ً ۔																													
E   A.	د																													
1 1	ا د																													
12 A ← R ← E ← A ←	د																													
R	_																													
A.	د																													
_ 13	د																													

### Module requirements

#	A. R. E.	A R E	A R E	A R E	A R E	A.R.	A R E A	A. R. E.	A R E	A.R.	A. R. E.	A. R. E.	A R E	A.R.	A R E	A R E	A R E	A R E	A R E	A R E A	A. R. E.	A R E	A. R. E.	A R E	A R E	A R E	A. R. E.	A R E A	A R E	
	A	<b>E</b> ∢ <b>A</b> .	A	<b>E</b> ∢ <b>A</b>	A	A	A	Ā	A	A	A	Ā	A	Ā	A	A	A	Ā	Ā	A	A	Ā	Ā	Ā	Ā	A	A	Ā	A	A
		$\frac{-}{01}$	$\frac{}{02}$		$\frac{-}{04}$	$\frac{-}{05}$		$\frac{-}{07}$	08	09	10		$\frac{-1}{12}$	$\frac{-1}{13}$	$\frac{-1}{14}$	$\frac{-}{15}$		$\frac{-1}{17}$	$\frac{-}{18}$		$\frac{-}{20}$	$\frac{-}{21}$		$\frac{-1}{40}$		$\frac{-}{42}$	$\frac{-1}{43}$	44	$\frac{-}{45}$	46
A & R & E & A & S & S & S & S & S & S & S & S & S	າ ງ																													
E.	_																													
_	ے																													ı
14 A	ے ا																													-
R	ا د																													
A	]																													
15	_																													
A	_																													
E.	י																													
A	ے ا																													
16																														
A∢ R∢	ာ ၂																													
E	ے																													
	_																													
17 A	_																													
R	ا د																													
A.	າ ]																													
18	_																													
A	_																			x	x	x								
R∢ E∢																														
A																														
19																														
A e																				X	х	х								
E 4																														
	ם																													
20																														

#	$\mathbf{E}_{^{\epsilon}}$	A R E	A R E	A. R. E. A.	A R E	A. R.	A R E A	A. R.	A R E	A R E	A R E	A R E	$\mathbf{E}_{^{4}}$	A. R.	A.R.	A R E	A R E	A. R.	A. R. E. A.	A R E	A R E	A. R. E. A.	A R E	A. R. E. A.	A. R.	A R E	R E	R E	A R E	A← R← E←
	A																													A + 46
A	_ ا	01	02	03	04	05	06	07	80	09	10	11	12	13	14	15	16	17	18	19 x	20 x	21 x	39	40	41	42	43	44	45	46
R∢ E∢	ا د																													
A	_																													
21 A	_																													
A R	_																						х	х	х					
E	ا د																													
A	ے ا																													
39 A																													$\perp$	
R	_																						х	х	X					
E∢ <b>A</b> ∢	_																													
40	ے																													
A	_																						x	x	x					
R∢ E∢	_																													
A	_																													
_ 41																														
A R	ے ا																									х				
E	ا د																													
A 4 42	ے ا																													
42 A																											x			$\dashv$
A e	_																										Λ			
E∢ A∢	ا ا																													
43	_																													
A R	_																											x		$\dashv$
R ← E ←	ے ا																													
A	_																													
$\frac{-4}{44}$																														

#### Module requirements

#	A R E A	F F	R E. A.	A R E A	A R E A	R E A	R E A	R E A	R E A	<b>A</b>	<b>R</b> • <b>A</b> • • • • • • • • • • • • • • • • • • •	<b>R</b> . <b>E</b> . <b>A</b> . —	R E A	R E A	R. E. A.	R. E. A.	 R. E. A.	R. E. A	R. E. A.	R E	R E A	R E A	R E	R. E. A	R E A	R E	R E A	R E A	R E A
A   R   E   A   45																												X	
A   R   E   A   46																													X

# 5.2 Exclusive areas not available on this platform

None.

# 5.3 Peripheral Hardware Requirements

None.

# 5.4 ISR to configure within AutosarOS - dependencies

The following ISRs are used by the Mcl Driver when interrupts are switched on (the driver can also be run in polling mode):

ISR Name	NVIC Interrupt ID
DMA0_IRQn	0
DMA1_IRQn	1
DMA2_IRQn	2
DMA3_IRQn	3
DMA4_IRQn	4
DMA5_IRQn	5
DMA6_IRQn	6

ISR Name	NVIC Interrupt ID
DMA7_IRQn	7
DMA8_IRQn	8
DMA9_IRQn	9
DMA10_IRQn	10
DMA11_IRQn	11
DMA12_IRQn	12
DMA13_IRQn	13
DMA14_IRQn	14
DMA15_IRQn	15
DMA_Error_IRQn	16

#### 5.5 ISR Macro

RTD drivers use the ISR macro to define the functions that will process hardware interrupts. Depending on whether the OS is used or not, this macro can have different definitions.

#### 5.5.1 Without an Operating System The macro USING\_OS\_AUTOSAROS must not be defined.

#### 5.5.1.1 Using Software Vector Mode

The macro USE\_SW\_VECTOR\_MODE must be defined and the ISR macro is defined as:

#define ISR(IsrName) void IsrName(void)

In this case, the drivers' interrupt handlers are normal C functions and their prologue/epilogue will handle the context save and restore.

#### 5.5.1.2 Using Hardware Vector Mode

The macro USE\_SW\_VECTOR\_MODE must not defined and the ISR macro is defined as:

#define ISR(IsrName) INTERRUPT\_FUNC void IsrName(void)

In this case, the drivers' interrupt handlers must also handle the context save and restore.

# **5.5.2** With an Operating System Please refer to your OS documentation for description of the ISR macro.

#### 5.6 Other AUTOSAR modules - dependencies

- Mcu: The Microcontroller Unit Driver (MCU Driver) is primarily responsible for initializing and controlling
  the chips internal clock sources and clock prescalers. The clock frequency may affect the Trigger frequency,
  Conversion time and Sampling time.
- Det: If development error detection for the MCL module is enabled: The MCL module shall raise errors to the Development Error Tracer (DET) whenever a development error is encountered by this module.
- Base: The Base module contains the common files/definitions needed by all RTD modules.
- Resource: is required to select processor derivative. Current MCL driver has support for the following derivatives, everyone having attached a Resource file: s32g233a\_bga525, s32g234m\_bga525, s32g254a\_bga525, s32g274a\_bga525, s32r45\_bga780.
- Rte: Used to manage the exclusive area inside MCL module.
- EcuC: This module is required for configuring the variant handling in Tresos.
- Os: This module is required for configuring the Partition mapping with core ID in Tresos.
- Plarform: This module is required for configuring the Interrupt controller in Tresos.

#### 5.7 Data Cache Restrictions

In the DMA transfer mode, DMA transfers may issue cache coherency problems. To avoid possible coherency issues when D-CACHE is enabled, the user shall ensure that the buffers used as TCD source and destination are allocated in the NON-CACHEABLE area (by means of MCL Memmap).

## 5.8 User Mode support

- User Mode configuration in the module
- User Mode configuration in AutosarOS

**5.8.1** User Mode configuration in the module The Mcl can be run in user mode if the following steps are performed:

- Enable MclEnableUserModeSupport from the configuration
- Call the following functions as trusted functions:

Function syntax	Description	Available via				
void Mcl_Dma_SetUserAccess←	For seting the user access allowed for	Dma_Ip_TrustedFunctions.h				
Allowed(void)	DMA registers protected by REG↔					
	_PROT					
LOCAL_INLINE Std_ReturnType	Enable Instruction Cache					
$hwAcc\_Lmem\_ProcessorCode \leftarrow$						
CacheEnable(void)						

Function syntax	Description	Available via
LOCAL_INLINE Std_ReturnType hwAcc_Lmem_ProcessorCode← CacheDisable(void)	Disable Instruction Cache	
LOCAL_INLINE Std_ReturnType hwAcc_Lmem_ProcessorCode← Invalidate(void)	Invalidate Instruction Cache	
LOCAL_INLINE Std_ReturnType hwAcc_Lmem_ProcessorCode← Clean(const boolean enInvalidate)	Clean Instruction Cache	
LOCAL_INLINE Std_ReturnType hwAcc_Lmem_ProcessorCode← InvalidateByAddr(const uint32 addr, const uint32 length)	Invalidate Instruction Cache By Address	
LOCAL_INLINE Std_ReturnType hwAcc_Lmem_ProcessorCode  CacheCleanByAddr(const boolean enInvalidate, const uint32 addr, const uint32 length)	Clean Instruction Cache By Address	
	Initialize the Trgmux	
void hwAcc_SetInputForOutput(← TRGMUX_Type * const pTrgmux, const uint32 Input, const uint32 Output)	Mapping the Input for the Output	Trgmux_Ip_TrustedFunctions.h
void hwAcc_SetLockForOutput(← TRGMUX_Type * const pTrgmux, const uint32 Output)	Lock the Output	
boolean hwAcc_GetLockFor← Output(const TRGMUX_Type * const pTrgmux, const uint32 Output)	Get Lock status for the Output	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	For seting the user access allowed for FTM registers protected by REG $\leftarrow$ _PROT	Ftm_Ip_TrustedFunctions.h

Note: All of Cache functions are static inline function to avoid using stack. Because cache will work incorrectly when using stack. If user want to use cache with stack, the stack have to be pushed into non-cache memory section. When Using GCC or diab commpiler the integrator must ensure that the Cache APIs are properly inlined (forced inline).

#### 5.8.2 User Mode configuration in AutosarOS

When User mode is enabled, the driver may have the functions that need to be called as trusted functions in AutosarOS context. Those functions are already defined in driver and declared in the header <IpName>\_Ip \_
\_TrustedFunctions.h. This header also included all headers files that contains all types definition used by parameters or return types of those functions. Refer the chapter User Mode configuration in the module for more detail about those functions and the name of header files they are declared inside. Those functions will be called indirectly with the naming convention below in order to AutosarOS can call them as trusted functions.

#### Module requirements

Call\_<Function\_Name>\_TRUSTED (parameter1, parameter2, ...)

That is the result of macro expansion OsIf\_Trusted\_Call in driver code:

#define OsIf\_Trusted\_Call[1-6params](name,param1,...,param6) Call\_##name##\_TRUSTED(param1,...,param6)

So, the following steps need to be done in AutosarOS:

- Ensure MCAL\_ENABLE\_USER\_MODE\_SUPPORT macro is defined in the build system or somewhere global.
- Define and declare all functions that need to call as trusted functions follow the naming convention above in Integration/User code. They need to visible in Os.h for the driver to call them. They will do the marshalling of the parameters and call CallTrustedFunction() in OS specific manner.
- CallTrustedFunction() will switch to privileged mode and call TRUSTED\_<Function\_Name>().
- TRUSTED\_<Function\_Name>() function is also defined and declared in Integration/User code. It will unmarshalling of the parameters to call <Function\_Name>() of driver. The <Function\_Name>() functions are already defined in driver and declared in <IpName>\_Ip\_TrustedFunctions.h. This header should be included in OS for OS call and indexing these functions.

See the sequence chart below for an example calling Linflexd\_Uart\_Ip\_Init\_Privileged() as a trusted function.




Figure 5.1 Example sequence chart for calling Linflexd\_Uart\_Ip\_Init\_Privileged as trusted function

## 5.9 Multicore support

The Mcl Driver does not support Multicore for S32K1\_S32M24X.

## Main API Requirements

- Main function calls within BSW scheduler
- API Requirements
- Calls to Notification Functions, Callbacks, Callouts

#### 6.1 Main function calls within BSW scheduler

None.

## 6.2 API Requirements

API: "void Mcl\_SetDmaInstanceCommand(const uint32 Instance, const Mcl\_DmaInstanceCmdType Command)"

The Dma Instance Command is used to trigger a specific action by the DMA Engine. The command is specific and it shall be selected from the "Mcl\_DmaInstanceCmdType" enumeration. Example: If the user desires to pause a specific Logic Instance during runtime, the "Mcl\_DmaInst\_Pause" command shall be used.

API: "void Mcl GetDmaInstanceStatus(const uint32 Instance, Mcl DmaInstanceStatusType \* const Status)"

The Dma Instance Status is used to get the specific status of the DMA Engine. The status contains hardware information for the selected Logic Instance.

API: "void Mcl\_SetDmaChannelCommand(const uint32 Channel, const Mcl\_DmaChannelCmdType Command)"

The Dma Channel Command is used to trigger a specific action by the DMA Engine regarding the configured TCD. The command is specific and it shall be selected from the "Mcl\_DmaChannelCmdType" enumeration. Example: If the user desires to start the reception of a specific hardware signal, that triggers the Logic Channel, during runtime, the "Mcl\_DmaCh\_StartRequest" command shall be used.

API: "void Mcl GetDmaChannelStatus(const uint32 Channel, Mcl DmaChannelStatusType \* const Status)"

The Dma Instance Status is used to get the specific status of the DMA TCD. The status contains hardware information for the selected Logic Channel.

#### Main API Requirements

API: "Mcl\_SetDmaChannelGlobalList(const uint32 Channel, const Mcl\_DmaChannelGlobalListType List[], const uint32 ListDimension)"

The Dma Channel can be configured during runtime, in case that the generated configuration by Tresos does not cover all the use cases. The Global List configuration configures Logic Channel values, like: Global Control Settings, Request Settings, Interrupt Settings and Priority Settings. The user shall create Global Configuration Lists ("← Mcl\_DmaChannelGlobalListType") based on the required configuration. EXAMPLE: The user needs to configure the Logic Channel Global Configuration Parameters: "Mcl\_DmaSetRequest\_MuxSource", "Mcl\_DmaSetRequest ← \_EnMuxSource", "Mcl\_DmaSetPriority\_Level" and "Mcl\_DmaSetPriority\_EnPreemption".

The order shall be:

Step0: Disable the Mux Source.

Step1: Change the Mux Source Value.

Step2: Change the Priority Level Value.

Step3: Enable the Preemption.

Step4: Enable the Mux Source.

CODE:

```
#define DMA DSPI0 TX GLOBAL CFG0 ((uint32)5U)
```

Mcl\_DmaChannelGlobalListType DmaChannelSpiTxGlobalCfg0[DMA\_DSPI0\_TX\_GLOBAL\_CFG0];

DmaChannelSpiTxGlobalCfg0[0U].Param = Mcl DmaSetRequest EnMuxSource;

DmaChannelSpiTxGlobalCfg0[0U].Value = FALSE;

 $DmaChannelSpiTxGlobalCfg0[1U]. Param = Mcl\_DmaSetRequest\_MuxSource;$ 

DmaChannelSpiTxGlobalCfg0[1U].Value = DMA\_IP\_REQ\_MUX0\_DSPI0\_TX;

DmaChannelSpiTxGlobalCfg0[2U].Param = Mcl\_DmaSetPriority\_Level;

DmaChannelSpiTxGlobalCfg0[2U].Value = DMA IP LEVEL PRIO0;

DmaChannelSpiTxGlobalCfg0[3U].Value = TRUE;

DmaChannelSpiTxGlobalCfg0[4U].Value = TRUE;

Mcl\_SetDmaChannelGlobalList(CHANNEL\_DSPI0\_TX, &DmaChannelSpiTxGlobalCfg0[0U], DMA\_DSPI0\_TX\_GLOBAL\_

API: "void Mcl\_SetDmaChannelTransferList(const\_uint32 Channel, const\_Mcl\_DmaChannelTransferListType List[], const\_uint32 ListDimension)"

The Dma Channel can be configured during runtime, in case that the generated configuration by Tresos does not cover all the use cases. The Transfer List configuration configures Logic Channel Hardware TCD values, like ←: Transfer Control Settings, Source Settings, Destination Settings, MinorLoop Settings and MajorLoop Settings. The user shall create Transfer Configuration Lists ("Mcl\_DmaChannelTransferListType") based on the required configuration. The Transfer Configuration List shall automatically change the Logic Channel configuration from Scatter/Gather Mode to Transfer Mode. EXAMPLE: The user needs to configure the Logic Channel Transfer Configuration Parameters: "Mcl\_DmaSetSource\_Address", "Mcl\_DmaSetSource\_SignedOffset", "Mcl\_Dma← SetSource\_TransferSize", "Mcl\_DmaSetDestination\_Address", "Mcl\_DmaSetDestination\_SignedOffset", "Mcl\_← DmaSetDestination\_TransferSize", "Mcl\_DmaSetMinorLoop\_Size", "Mcl\_DmaSetMajorLoop\_Count", "Mcl\_← DmaSetControl BandwidthControl".

The order shall be:

Step0: Change the Source Address Value.

Step1: Change the Source Signed Offset Value.

Step2: Change the Source Transfer Size Value.

Step3: Change the Destination Address Value.

Step4: Change the Destination Signed Offset Value.

Step5: Change the Destination Transfer Size Value.

Step6: Change the Minor Loop Size Value.

Step7: Change the Major Loop Count Value.

Step8: Change the Bandwidth Value.

CODE:

```
#define DMA_DSPI0_TX_TRANSFER_CFG0 ((uint32)9U)
```

Mcl\_DmaChannelTransferListType DmaChannelSpiTxTransferCfg0[DMA\_DSPI0\_TX\_TRANSFER\_CFG0];

 $DmaChannelSpiTxTransferCfg0[0U]. Param = Mcl\_DmaSetSource\_Address;$ 

 $DmaChannelSpiTxTransferCfg0[0U].Value = \&SpiTx\_Buffer0;$ 

DmaChannelSpiTxTransferCfg0[1U].Param = Mcl DmaSetSource SignedOffset;

DmaChannelSpiTxTransferCfg0[1U].Value = 4U;

DmaChannelSpiTxTransferCfg0[2U].Param = Mcl\_DmaSetSource\_TransferSize;

DmaChannelSpiTxTransferCfg0[2U].Value = DMA\_IP\_TRANSFER\_SIZE\_2\_BYTE;

DmaChannelSpiTxTransferCfg0[3U].Param = Mcl DmaSetDestination Address;

 $DmaChannelSpiTxTransferCfg0[3U].Value = \&SPI\_TX\_REG;$ 

DmaChannelSpiTxTransferCfg0[4U].Param = Mcl DmaSetDestination SignedOffset;

#### Main API Requirements

DmaChannelSpiTxTransferCfg0[4U].Value = 0U;

DmaChannelSpiTxTransferCfg0[5U].Param = Mcl\_DmaSetDestination\_TransferSize;

DmaChannelSpiTxTransferCfg0[5U].Value = DMA IP TRANSFER SIZE 2 BYTE;

DmaChannelSpiTxTransferCfg0[6U].Param = Mcl DmaSetMinorLoop Size;

DmaChannelSpiTxTransferCfg0[6U].Value = 2U;

DmaChannelSpiTxTransferCfg0[7U].Param = Mcl DmaSetMajorLoop Count;

DmaChannelSpiTxTransferCfg0[7U].Value = 8U;

 $DmaChannelSpiTxTransferCfg0[8U].Param = Mcl_DmaSetControl_BandwidthControl;$ 

DmaChannelSpiTxTransferCfg0[8U].Value = DMA\_IP\_BWC\_ENGINE\_NO\_STALL;

API: "void Mcl\_SetDmaChannelScatterGatherList(const uint32 Channel, const uint32 Element, const Mcl\_Dma← ChannelScatterGatherListType List[],const uint32 ListDimension);"

The Dma Channel can be configured during runtime, in case that the generated configuration by Tresos does not cover all the use cases. The Scatter Gather List configures Logic Channel Software TCD values, like: Transfer Control Settings, Source Settings, Destination Settings, MinorLoop Settings and MajorLoop Settings. The user shall create ScatterGather Configuration Lists ("Mcl\_DmaChannelScatterGatherListType") based on the required configuration. The "Element" is the Handler(Tag) generated by Tresos and identifies a Software TCD for the Logic Channel.

API: "void Mcl\_GetDmaChannelParam(const uint32 Channel, const Mcl\_DmaChannelInfoParameterType Param, uint32 \* const Value);"

The Dma Channel can return parameter information during runtime. The user selects the parameter from "Mcl\_  $\leftarrow$  DmaChannelInfoParameterType" enumeration. The value of the parameter shall be returned in the Value variable.

API: "void Mcl SetDmaChannelScatterGatherConfig(const uint32 Channel, const uint32 Element);"

The Dma Channel can be configured during runtime, in case that the generated configuration by Tresos does not cover all the use cases. The Scatter Gather Configuration loads the selected Element for the Logic Channel into the Hardware TCD. The Element is internally configured to run in ScatterGather Mode.

## 6.3 Calls to Notification Functions, Callbacks, Callouts

calls to notification functions callbacks callouts template.

# **Memory allocation**

- Sections to be defined in MCL\_MemMap.h
- Linker command file

# $7.1 \quad Sections \ to \ be \ defined \ in \ MCL\_MemMap.h$

Section name	Type of section	Description
MCL_START_SEC_CODE	Code	Start of memory Section for Code
MCL_STOP_SEC_CODE	Code	End of memory Section for Code
MCL_START_SEC_CONFIG_DATA↔ _UNSPECIFIED	Configuration Data	Start of Memory Section for Config Data
MCL_STOP_SEC_CONFIG_DATA_← UNSPECIFIED	Configuration Data	End of Memory Section for Config Data
MCL_START_SEC_CONFIG_DATA↔ _UNSPECIFIED_NO_CACHEABLE	Configuration Data	Start of Memory Section for Config Data (no cacheable).
MCL_STOP_SEC_CONFIG_DATA_↔ UNSPECIFIED_NO_CACHEABLE	Configuration Data	End of Memory Section for Config Data (no cacheable).
MCL_START_SEC_VAR_CLEARED↔ _UNSPECIFIED	Variables	Used for variables, structures, arrays when the SIZE (alignment) does not fit the criteria of 8,16 or 32 bit. These variables are cleared to zero by start-up code.
MCL_STOP_SEC_VAR_CLEARED_← UNSPECIFIED	Variables	End of above section.
MCL_START_SEC_VAR_INIT_UNS↔ PECIFIED	Variables	Used for variables, structures, arrays, when the SIZE (alignment) does not fit the crite- rian of 8,16 or 32 bit. These variables are initialized with values after every reset.
$\begin{array}{c} \text{MCL\_STOP\_SEC\_VAR\_INIT\_UNSP} \leftrightarrow \\ \text{ECIFIED} \end{array}$	Variables	End of above section.
MCL_START_SEC_VAR_CLEARED↔ _UNSPECIFIED_NO_CACHEABLE	Variables	Used for variables, structures, arrays when the SIZE (alignment) does not fit the criteria of 8,16 or 32 bit. These variables are cleared to zero by start-up code (no cacheable)
MCL_STOP_SEC_VAR_CLEARED_← UNSPECIFIED_NO_CACHEABLE	Variables	End of above section.
NXP Semiconductors S32K	1 S32M24X MCL	Driver 39

### Memory allocation

## 7.2 Linker command file

Memory shall be allocated for every section defined in the driver's "<Module>"\_MemMap.h.

# **Integration Steps**

This section gives a brief overview of the steps needed for integrating this module:

- 1. Generate the required module configuration(s). For more details refer to section Files Required for Compilation
- 2. Allocate the proper memory sections in the driver's memory map header file ("<Module>"\_MemMap.h) and linker command file. For more details refer to section Sections to be defined in <Module>\_MemMap.h
- 3. Compile & build the module with all the dependent modules. For more details refer to section Building the Driver

# **External assumptions for driver**

The section presents requirements that must be complied with when integrating the MCL driver into the application.

External Assumption Req ID	External Assumption Text
EA_RTD_00071	If interrupts are locked, a centralized function pair to lock and unlock interrupts shall be used.
EA_RTD_00081	The integrator shall assure that <msn>_Init() and <msn>_DeInit() functions do not interrupt each other.</msn></msn>
EA_RTD_00082	When caches are enabled and data buffers are allocated in cacheable memory regions the buffers involved in DMA transfer shall be aligned with both start and end to cache line size. Note: <b>Rationale</b> : This ensures that no other buffers/variables compete for the same cache lines.
EA_RTD_00106	Standalone IP configuration and HL configuration of the same driver shall be done in the same project
EA_RTD_00107	The integrator shall use the IP interface only for hardware resources that were configured for standalone IP usage. Note: The integrator shall not directly use the IP interface for hardware resources that were allocated to be used in HL context.
EA_RTD_00108	The integrator shall use the IP interface to a build a CDD, therefore the BSWMD will not contain reference to the IP interface
EA_RTD_00113	When RTD drivers are integrated with AutosarOS and User mode support is enabled, the integrator shall assure that the definition and declaration of all RTD functions needed to be called as trusted functions follow the naming convention Call <function_name>TRUSTE D(parameter1,parameter2,) in Integration/User code. They need to visible in Os.h for the driver to call them. They will call RTD <function_ hame="">() as trusted functions in OS specific manner.</function_></function_name>

How to Reach Us:

Home Page:

nxp.com

Web Support:

nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorlQ, QorlQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. ARM, AMBA, ARM Powered, Artisan, Cortex, Jazelle, Keil, SecurCore, Thumb, TrustZone, and Vision are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. ARM7, ARM9, ARM11, big.LITTLE, CoreLink, CoreSight, DesignStart, Mali, mbed, NEON, POP, Sensinode, Socrates, ULINK and Versatile are trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2023 NXP B.V.

