
#### Pyrope, a modern HDL with a live flow



Sheng-Hong Wang, Haven Skinner, Sakshi Garg, Hunter Coffman, Kenneth Mayer, Akash Sridhar, Rafael T. Possignolo, Jose Renau Computer Engineering University of California, Santa Cruz



# Many Hardware Description Languages (HDL)

- Verilog, System Verilog
- Scala-based: Chisel, SpinalHDL
- Python-based: pyMTL, myHDL, pyRTL, migen
- Haskell-based: CλaSH\*
- PSHDL\*
- Bluespec

# Some problems with current HDLs

- DSL artifacts
- HW constructs
- Not fully synthesizable
- Unable to synthesize objects
- Unable to assimilate existing verilog

### HDLs tend to have DSL artifacts

```
// Chisel has == for SCALA, === for Chisel
io.v := y === UInt(0)

// pyRTL has special assignents
a <<= 3 // "assign, generated code"
a = 3 // "assign, in Python"</pre>
```

Force designers to program with two languages at once:

Chisel, CλaSH, myHDL, pyMTL, pyRTL

### Many HDLs have strange HW constructs

```
a = 3
a = a + 1
assert(a==4); // may fail
```

• In several HDLs, the previous assertion may fail:

Chisel, SpinalHDL, CλaSH, PSHDL

Verilog (non-blocking)

## HDLs can be not fully synthesize

```
a = 3
#3 // Not synthesizable
a = 4
```

• Some HDLs are not fully synthesizable which adds complexity:

myHDL, Verilog, System Verilog

## HDLs can not synthesize objects well

```
// no methods in input/outputs
a = input.get_value
```

• HDLs with synthesizable objects:

none



### Unable to Assimilate Verilog

- Verilog is the current standard
- HDLs black-box Verilog modules
- Not much check across boundaries
- Ideally, a language should translate from Verilog to HDL



• Verification does not improve with current HDLs. If any it gets harder.

- Verification does not improve with current HDLs. If any it gets harder.
- Steep learning curve for many HDLs (eg: CHISEL)

- Verification does not improve with current HDLs. If any it gets harder.
- Steep learning curve for many HDLs (eg: CHISEL)
- Slower compilation and simulation

- Verification does not improve with current HDLs. If any it gets harder.
- Steep learning curve for many HDLs (eg: CHISEL)
- Slower compilation and simulation
- Verilog vs HDL (Most tools handle Verilog not X-HDL)
  - Harder frequency/power/area feedback
  - Need to understand/debug generated verilog

### Pyrope, a modern HDL with a live flow

- Slow compilation and simulation
  - Live (under 30 secs) simulation, reload, and synthesis feedback goal
- Verification
  - Hot-Reload support, powerful assertions, source maps...
  - Allows Pyrope 2 Verilog, edit Verilog, Verilog 2 Pyrope, edit Pyrope...
- Steep learning curve, language artifacts
  - Modern and concise programming language, avoiding hardware specific artifacts
  - Static checks as long as they not produce false positives
  - Synthesis and simulation must be equal and deterministic
  - Zero cost abstraction

## Fast/Live Pyrope

- No includes, uses packages
- No DSL (most HDLs) that generate an executable to create code (not incremental)
- Integrated with LGraph to interact with annotations
- Hot Reload simulation capabilities
- Direct simulator generation to avoid intermediate Verilog pass

### Things that Pyrope can not do

- Generic programming language, Pyrope is synthesizable
- No recursion, neither function nor variable instantiation recursion
- Loops/iterators unbound at compile time
- Any IO, syscall... handled with external C++ modules
- rd/wr global variables
- No pointers. HDLs use hierarchy for references

#### Quick Dive to Pyrope

# A counter with a pipeline stage

```
// code/counter.prp file
if $enable {
    #total := #total + 1
}
```



### A counter with a pipeline stage

#### Ругоре

```
// code/counter.prp file
if $enable {
    #total := #total + 1
}
```

#### Verilog

```
module s1 (input clk,
           input reset,
           input enable,
           output [3:0] total);
 reg [3:0] total flop;
 reg [3:0] total next;
 assign total = total_flop;
 always comb begin
  total next = total;
   if (enable)
     total_next = total + 1'b1;
 end
 always @(posedge clk) begin
   if (reset) begin
     total flop <= 4'b0;
   end else begin
     total flop <= total next;</pre>
   end
 end
endmodule
```

### A counter with a pipeline stage

#### Pyrope

```
// code/counter.prp file
if $enable {
    #total := #total + 1
}
```

#### Pyrope unit test

#### Verilog

```
module s1 (input clk,
           input reset,
           input enable,
           output [3:0] total);
reg [3:0] total flop;
reg [3:0] total next:
assign total = total flop;
always comb begin
  total next = total;
  if (enable)
     total next = total + 1'b1;
end
always @(posedge clk) begin
  if (reset) begin
     total flop <= 4'b0;
   end else begin
     total flop <= total next;</pre>
   end
end
endmodule
```

### A counter with a pipeline stage

#### Pyrope

```
// code/counter.prp file
if $enable {
    #total := #total + 1
}
```

#### Pyrope unit test

#### Verilog

```
module s2 (input clk,
           input reset,
           input enable,
           output [3:0] total);
 reg [3:0] total_flop;
 reg [3:0] total next;
  assign total = total_next;
 always comb begin
   total next = total;
   if (enable)
     total next = total + 1'b1;
 end
 always @(posedge clk) begin
   if (reset) begin
     total flop <= 4'b0;
   end else begin
     total flop <= total next;</pre>
   end
 end
endmodule
```

### **Testbenches**

- Pyrope language testbenches are synthesizable
- Complex tests can interface with C++

**C++** 

```
$find . -type f
./code/test1.prp
./mysrc/test2.cpp
$prp --run test1.mytest ./mysrc/test2.cpp
```

```
// code/test1.prp file
mytest = ::{
   puts = import("io.puts")
   puts("Hello World")
   I(1 == 0+1)
   yield()
   c = 1
   f.a = 2
   f.b = 3

   m = import("methodx")
   a = m(c, f)
   I(a.res == 6)
   I(a.mor == 0b11)
}
```



Quick Dive to Pyrope

### A Ripple Carry Adder

```
// libs/adder/code/rca.prp file
fa = ::{
  tmp = $a ^ $b
  %sum = tmp ^ $cin
  %cout = (tmp & $cin) | ($a & $b)
carry = $cin
                                  // 0 if RCA without carry in
for i in 0..a.__ubits {
    tmp = fa(a[[i]],b[[i]],carry) // function call to fa
  %sum[[i]] = tmp.sum
  carry
         = tmp.cout
%cout = carry
test2 = ::{
  puts = import("io.puts")
  c = rca(a=32, b=4, cin=0)
  puts("sum is {0:b} {0}",c.sum) // puts has c++ fmt in prplib
```

### A Compact Ripple Carry Adder

```
// libs/adder/code/rca2.prp file
c = $cin
for i in (0..$a.__ubits) {
    %sum[[i]] = $a[[i]] ^ $b[[i]] ^ c
    c = ($a[[i]] & $b[[i]]) | ($a[[i]] & c) | ($b[[i]] & c)
}

test = ::{
    for a in (1..100); b in (0..33); c in (0,1) {
        d = rca2(a=a, b=b, cin=c)
        I(d.sum == (a+b+c))
    }
}
```

```
$find . -type f
./libs/adder/code/rca2.prp
$prp --run libs.adder.rca2.test
```

### A Carry Lookahead Adder

```
// libs/adder/code/cla.prp file
and_red = import("lib.and_reduction")
%sum = rca(a=\$a, b=\$b, cin=0).sum
g = a \& b // Generate
p = $a ^ $b // Propagate
// 4 bit: c = g[[3]] | g[[2]] & p[[3]] | g[[1]] & p[[3]] & p[[2]] |...
c = $cin & and_red(p)
for i in 0..a.__ubits {
  _{tmp} = g[[i]]
  for j in (i..(a.__ubits-1)) {
 _tmp = _tmp & p[[j]]
}
  c = c \mid \_tmp
%cout = c
test = ::{
  for a in (1..40); b in (1..100) {
    c1 = cla(a=a, b=b, cin=0)
    c2 = rca(a=a, b=b, cin=0)
    I(c1.cout == c2.cout)
```

### Specializing the adders

```
// libs/adder/code/scla.prp file
cla = ::{
  if $a. ubits==8 {
    s1 = cla(a=$a[[0..3]],b=$b[[0..3]],cin=0) // cla for 4 bits
    t = generate(a[[0..3]], b[[0..3]])
                                          // generate carry method
    s2 = cla(a=$a[[4..7]],b=$b[[4..7]],cin=t) // CLA with fast cin
    sum = (s2.sum, s1.sum)[[]]
                                              // bit concatenation
  }elif $a. ubits==12 {
    s1 = cla(a=$a[[0..7]],b=$b[[0..7]],cin=0) // .. Ruby style ranges
    t = generate(a[[0..6]], b[[0..6]])
                                              // generate carry method
    s2 = cla(a=$a[[6..11]],b=$b[[6..11]],cin=t)
    %sum = (s2.sum, s1.sum)[[]]
  }else{
    return rca(a=$a,b=$b,cin=0)
test = ::{
  s = cla(3,5)
  I(s.sum == 8)
```

\$prp --run libs.adder.scla.test

#### Quick Dive to Pyrope

### Customizing the counter



Quick Dive to Pyrope

### 3 Pipeline stage adder

```
// code/add4.prp file
..+.. = import("libs.adder.scla.cla")
s1 = import("libs.adder.rca")
%sum.__stage = true
%sum1. stage as true
%sum2 as (__stage=true)
sum1 = $a + $b
sum2 = $c + $c
%sum = s1(a=sum1.sum,b=sum2.sum,cin=0)
test = ::{
  b as add4(a=1,b=2,c=3,d=4)
  I(b.sum1 == 10 \text{ and } b.sum2 == 0 \text{ and } b.sum == 0)
  yield()
  I(b.sum1 == 10 \text{ and } b.sum2 == 10 \text{ and } b.sum == 0)
  vield()
  I(b.sum1 == 10 \text{ and } b.sum2 == 10 \text{ and } b.sum == 10)
```

Pyrope vs ...



### vs Verilog

#### Verilog

```
// code/vsverilog.prp file
($a,$b) as (__ubits=3, __ubits=3)
%c = $a + $b
```

- No inputs/outputs
- Infer bit sizes
- Automatic reset to zero
- No reg/wire
- No blocking/non-blocking

### vs Verilog

#### Verilog

#### vs CHISEL

#### CHISEL

```
import Chisel.
class GCD extends Module {
 val io = new Bundle {
   val a = UInt(INPUT, 16)
   val b = UInt(INPUT, 16)
   val e = Bool(INPUT)
   val z = UInt(OUTPUT, 16)
    val v = Bool(OUTPUT)
 val x = Reg(UInt())
 val y = Reg(UInt())
 when (x > y) \{ x := x - y \}
 unless (x > y) { y := y - x }
 when (io.e) { x := io.a; y := io.b }
 io.z := x
  io.v := y === UInt(0)
object Example {
 def main(args: Array[String]): Unit = {
    chiselMain(args, () => Module(new GCD()))
```

```
test = ::{
  puts = import("io.puts")
  gcd as vschisel
  z = gcd(a=(1<<16).__rnd,b=(1<<16).__rnd)
  waitfor(z)
  puts("gcd for {} and {} is {}", a, b, z)
}</pre>
```

- Global type inference
- No scala vs chisel syntax

### vs CHISEL part 2

#### CHISEL

```
// computes can overflow
val mask = ((1<<offset)-1) // wrong when offset>64
// Not possible to react to compiler info.
// Diplomacy does with one way
```

#### Ругоре

```
mask = (1<<offset)-1 // unlimited precession

uarts = punch("*.uart_set")
offset = 0
for i in uarts {
  i.addr = 0x100 + offset
  offset += 16
}

CI(uarts.__size >0) // compile time invariant
```

### vs Bluespec

**BSV** 

```
module mkTb (Empty);
  Reg#(int) cycle <- mkReg (0);</pre>
  rule count cycles;
    cvcle <= cycle + 1
    if (cycle > 7) $finish(0);
  endrule
  int x = 10;
  rule r;
    int a = x;
    a = a * a;
    a = a - 5;
    if (pack(cycle)[0] == 0) a = a + 1;
    else
                              a = a + 2;
    if (pack(cycle)[1:0] == 3) a = a + 3;
    for (int k=20; k<24; k=k+1)
      a = a + k;
    $display ("%0d: rule r, a=%0d", cycle, a);
  endrule
endmodule: mkTb
```

#### Ругоре

- More compact syntax
- More traditional language, no rules

## vs migen (Python HDL)

#### migen

#### Pyrope

```
// code/vsmigen.prp file
if #counter {
    #counter -= 1 // #counter-- does not work
}else{
    #counter = $maxperiod
    #led = ~#led // Not %, # is always valid
}

test = ::{
    puts as import("io.puts")
    b = vsmigen(maxperiod=3000000)
    puts("led is {}",b.led)
    yield(3000000)
    puts("led is {}",b.led)
}
```

Avoid weird DSL syntax

## vs pyRTL (Python HDL)

#### pyRTL

```
def fibonacci(n, reg, bitwidth):
    a = pyrtl.Register(bitwidth, 'a')
    b = pyrtl.Register(bitwidth, 'b')
    i = pyrtl.Register(bitwidth, 'i')
    local n = pyrtl.Register(bitwidth, 'local_n')
    done = pyrtl.WireVector(bitwidth=1, name='done')
    with pyrtl.conditional assignment:
        with req:
            local n.next |= n
            i.next I = 0
            a.next l = 0
            b.next = 1
        with pyrtl.otherwise:
            i.next = i + 1
            a.next |= b
            b.next = a + b
    done <<= i == local n
    return a, done
```

#### Pyrope

```
// code/vspyrtl.prp file
if $n? { // new request
   (#a,#b,#i) = (0,0,n)
}else{
   (#a,#b,#i) = (#b,#a+#b, #i-1)
}
if #i == 0 { %result = #a }
```

same issues as chisel

### vs PSHDL

#### **PSHDL**

```
module de.tuhh.ict.Timing {
    out uint a=1,b=2,c=3,d=4;
    a=b;
    b=c;
    c=d;
    d=5;
    // a == b == c == d == 5
}

module de.tuhh.ict.Timing {
    out register uint a=1,b=2,c=3,d=4;
    a=b;
    b=c;
    c=d;
    d=5;
    // a==2, b==3, c==4, d==5
}
```

#### Pyrope

```
// code/vspshdl.prp file
// % is the output vector
% = (a=1,b=2,c=3,d=4)
%a = %b
%b = %c
%c = %d
%d = 5
I(% == (a=2,b=3,c=4,d=5))
```

Avoid hardware driven syntax

### vs CyaSH

#### CyaSH

```
upCounter :: Signal Bool -> Signal (Unsigned 8)
upCounter enable = s
where
   s = register 0 (mux enable (s + 1) s)
```

- Easier to guess hw mapping
- More familiar syntax

```
// code/vsclash.prp file
#upCounter.__ubits as 8
if $enable {
    #upCounter += 1
}
```

# vs Liberty (LXE)

#### Liberty

```
using corelib;
instance gen:source;
instance hole:sink;
gen.create data = <<<</pre>
 *data = LSE time get cycle(LSE time now);
 return LSE_signal_something | LSE_signal_enabled;
>>>;
gen.out ->[int] hole.in;
collector out.resolved on "gen" {
  header = <<<
#include <stdio.h>
    >>>;
  record = <<<
    if (LSE signal data known(status) &&
        !LSE signal data known(prevstatus)) {
      if(LSE_signal_data_present(status)) {
        printf(": %d\n", *datap);
      } else {
        printf(": No data\n");
  >>>;
};
```

#### Ругоре

```
// code/vsliberty.prp file
puts = import("io.puts")
gen = ::{
    #data := #data + 1
}
sink = ::{
    if $data? {
        puts(": {}",$data)
    }else{
        puts(": No data")
    }
}
// ::{sink} to not call method now/defer call
s = ::{sink} ++ (__stage=true)
s.data.__ubits = 3
g = ::{gen} ++ (__stage=true)
// Filter only odd data values
g |> ::{ if $.data[[0]] { return $ } } |> s
```

- Clean syntax
- No extra verbosity
- Similar handshake idea

### vs Dart

dart

```
class Person {
    Person.fromJson(Map data) {
        print('in Person');
    }
}

class Employee extends Person {
    Employee.fromJson(Map data)
        : super.fromJson(data) {
        print('in Employee');
    }
}

main() {
    var emp = new Employee.fromJson({});
}

// Cascade operations
a..field1 = 1
    ..field2 = 2
```

```
// code/vsdart.prp file
puts = import("io.puts")
person.fromJson = ::{
   puts("in Person")
}

employee = person
employee.fromJson = ::{
   super($) // Notice, no fromJson
   puts("in Employee")
}

emp = employee.fromJson
// No cascade operations
a.field1 = 1
a.field2 = 2
```

- Prototype inheritance
- No memory (new/delete)

### vs Reason

#### Reason

```
let increment x => x + 1;
let double    x => x + x;

let eleven = increment (double 5);

let add = fun x y => x + y;
let addFive = add 5;
let eleven = addFive 6;
let twelve = addFive 7;
```

## vs Python

#### Python

```
// code/vspython.prp file
objectTest.get_value = ::{
   return #this.myvalue
}
objectTest.set_value = ::{
   #this.myvalue = $a
   return this
}

a = objecttest.set_value(1)
b = objecttest.set_value(1)

I(a == b == 1)
I(a.get_value() == b.get_value)
I(a.get_value() == b.get_value())
I(a.get_value == b.get_value)

total = (0..10) |> filter ::{$ & 1} |> map ::{$*$}
I(total == (1,9,25,49,81))
```

### vs MATLAB

#### MATLAB

```
x = 1:10
y = 10:-2:0
A = [1 2; 3 4] # matrix 2x2

sum = 0;
for i=2:length(x)
    sum = sum + abs(x(i));
end

x3=(1:3).*2;
A = [1 0 3];
B = [2 3 7];
C = A.*B
% C = 2 0 21
C = A * B
% C = [[2 0 6] [3 0 9] [7 0 21]]
```

• Different applications/goals/...

#### Ругоре

```
x = (1..10)
y = (10..0) ..by.. 2 // (10 8 6 4 2 0)
A = ((1,2),(3,4))

sum = 0
for i in 1..x.__size {
   sum = sum + abs(x(i))
}

x3=(1..3) ** 2 // parse error
I((2,4,6) == (1..3) * 2)
A = (1,0,3)
B = (2,3,7)
D = A * B // ok sizes match
I(D == (2,0,21))
```

Share tuple vs element operators

## vs Coffeescript

#### Coffeescript

```
square = (x) -> x * x
eat = (x) -> alert square x

eat x for x in [1, 2, 3] when x isnt 2

r361 = square 3 + square 4
r25 = square(3) + square 4
// r361 == 361 and r25 == 25

// Minimum number of parenthesis
y = pow 10, floor log10 x
// Equivalent to
y = pow(10, floor(log10(x)))
```

- No iterators after statement
- Different rules about arguments

```
puts as import("io.puts")
square = ::{$ * $}
eat = ::{puts(square(x=$)) }

for food in (1,2,3) {
   if food !=2 { eat(x=food) }
}

r=square(3 + square(4))// 361
r=square(3) + square(4)// 25

// Minimum number of parenthesis
y = pow(10,floor(log10(x)))
// Simpler syntax with pipes
y = x |> log2 |> floor |> pow(10)
```

# Pyrope Syntax



### **Basic Control Flow**

#### ifs

```
// code/controlflow1.prp
if cond1 {
 I(cond1)
}elif cond2 {
  I(!cond1 and cond2)
unique if cond3 {
 I( cond3 and !cond4)
}elif cond4 {
  I(!cond3 and cond4)
}else{
  I(!cond3 and !cond4)
unique if cond5 {
 I( cond5 and !cond6)
}elif cond6 {
  I(!cond5 and cond6)
I(cond5 and cond6) // Unique implies full too
```

#### while

```
// code/controlflow2.prp
total = 0
{
    a = 0
    b = 0
    while total < a {
        a = a + 1
        total = total + 2
        if total > 100 {
            break
        }
    }
}
I(b==0) // compile error: b undefined
```

### For Loops Control Flow

```
// code/controlflow3.prp
total = 0
for a in 1..3 { total += a }
I(total == (1+2+3))

total = 0
for a in 1..100 {
   if a[[0]] {
      continue
   }
   total += a
   if a > 10 {
      break
   }
}
I(total == (2+4+6+8+10))

total = 0 // compact double nested loop
for a in 1..3; b in (1, 2) { total += a }
I(total == (1+2+3 + 1+2+3))
```

```
// code/controlflow4.prp
// loop initialization assignments
total = 0
a = 3;
for b in 0...3; c in (1,2) {
  I(a==3+b)
    a = a + 1
    if a>6 {
      break
  total += a
total2 = 0
a = 3
for b in 0..3 {
  for c in (1,2) {
    I(a==3+b)
    a = a + 1
    if a>6 {
      break
    total2 += a
  if a>6 {
    break
I(total2 == total)
```

## Element vs Tuple operator

#### Basic ops

#### custom operators

```
// code/elementvstuple2.prp
..dox.. = ::{ // .. is optional
    t = ()
    for a in $0 ; b in $1 {
        t ++= a+b
    }

    return t
}
I((1, 3) ..dox.. (2, 1) == (3, 2, 5, 4))

sub1 = ::{
    t = ()
    b = $1[0] // first element in rhs
    for a in $0 {t ++= a+b}
    return t
}
// .. required in call to be operator
I((3, 2) ..sub1.. 1 == (2, 1))
I((3, 2) ..sub1.. (2, 3) == (1, 0))
```

# Input (\$), Output (%), Register (#)

#### Input/Outputs are tuples

#### **Registers and References**

```
// code/ior2.prp
ncalls = ::{
  \#ncalled = \#ncalled + 1
 % = #ncalled;
a = ncalls
I(a==1)
b = ncalls
I(b==2 and ncalls.ncalled == 2)
c = ncalls // no call to ncalls
I(ncalls.ncalled==2)
d = ncalls+0 // calls to ncalls
I(ncalls.ncalled==3)
I(d==3)
e = c
I(ncalls.ncalled==3)
I(e==4==c) // calls ncalls
I(ncalls.ncalled==4)
f = ncalls
I(f==5)
q = c
I(q==6)
I(ncalls.ncalled==6)
```

## Constraining Outputs

#### Unconstrained

```
// code/out1.prp
m1 = ::{
    // Registers are outputs by default
    %01 = 1
    #02 = #02 + 1
}
v1 = m1()
I(v1.o1==1 and v1.o2==2)

m2 = ::{
    x = (o1=1,o2=3)
    #02 = #02 + 1 // not an output
    return x // force x as output
}
v2 = m2()
I(v2.o1==1 and v2.o2==3)
```

#### Constrained output

```
// code/out2.prp
m1 = ::{ // %o1 is single output
  %o1 = 1
  #o2 = #o2 + 1
}
v1 = m1()
I(v1.o1==v1==1)

m3 = ::{
  x = (o1=1,o2=2)
  return x // compile error: o2 not valid
}

m3 = ::{
  %o2 = 3 // compile error: %o2 not valid
}
```

### Operator precedence

- Unary operators (!,~,#,?,%...) bind stronger than binary operators (+,++,-,\*...)
- Only five levels of operator precedence (16 levels in c++)
- Always left-to-right evaluation
- Comparators can be chained (a==c<=d) same as (a==c and c<=d)</li>
- mult/div precedence is only against +,- operators
- No precendence if left-right and right-left have same results

<b>Priority</b>	Category	Main operators in category
1	Unary	not!~#?%\$
2	Mult/Div	*,/
3	other bin	,^, &, -,+, ++,, <<, >>, >>>, <<<
4	comparators	<, <=, ==, !=, >=, >
5	logical	and, or, then



## Operator precedence

#### explicit newline

```
// code/precedence2.prp
bar = x == 3
   or x == 3 and !(x!=3)
   or false
bar = false or // parse error
           // parse error, ops after newline
      true
I((true or false==false) == (true or (false==false)))
d = (1
    ,3)
   ,3,,) // Extra empty commas have no meaning
I(e==d)
bar = 3
   * 1 + 4
  * 3 - 1
I(bar == 3 * (1+4) * (3-1))
```

#### explicit;

### Single line syntax

```
// code/singleline.prp
// ; is same as a newline
puts = import("io.puts")
if true { x = 3 }
if true {
x = 3 \}
if true
                            // parse error: extra newline
\{ x = 3 \}
if true { a = 3 puts(a) } // parse error: missing newline
c = 0
d = 0
if true { c = 1 ; d = 2 }
I(d == 1 \text{ and } c == 2)
if true { e = 1 }
I(e == 1)
                           // compile error: e undefined
for a in (1...3) {puts(a)}
                           // compile error: a undef
I(a == 3)
```

### Code blocks

```
// code/codeblock.prp file
puts as import("io.puts")
each as ::{
  for a in $ { $.__do(a) }
each(1,2,3) ::{ puts($) }
(1,2,3) |> each ::{ puts($) }
map as ::{
 t = ()
  for a in $ {
    t ++= \$. do(a)
  return t
a = ::{ 2+1 } // OK implicit return
a = :: \{ 1+1 ; 2+1 \} // parse error: 1+1
s = (1,2,3) \mid > map :: \{\$+1\} \mid > map :: \{\$*\$\}
I(s == (4,9,16))
```

```
// code/reduce.prp file
reduce = ::{
  if $.__size <= 1 { return $ }
  redop = $.__do // ref, not function call
  tmp = $
  while true {
    tmp2 = ()
    for i in (0..tmp. size by 2) {
      tmp2 ++= redop(tmp[i],tmp[i+1])
    if tmp2.__size <=1 { return tmp2 }</pre>
    tmp = tmp2
    if tmp2.__size[[0]] {
                               // odd number
      tmp = tmp2[[..-2]]
                             // all but last two
      tmp ++= redop(tmp2[-2..])// reduce last two
  I(false)
a = (1,2,3) \mid > reduce :: \{\$0 + \$1\}
I(a == 6)
```

### Code blocks II

```
// code/codeblock3.prp file
tree_reduce as ::{
  red step as ::{
    for i in 1..$.__size by $width {
      % ++= $. do($[i..(i+$width)])
  val = red_step($) // Also pass code block
  I(val. size<$. size-1)</pre>
  while val.__size>1 {
    val = red_step($width, val, __do=$.__do)
  return val
a = (1,1,1,2,2,2,0,1,0)
a3 = a |> tree_reduce(width=3) ::{ // 2 levels
  for i in ${ % += i }
//((1+1+1) + (2+2+2) + (0+1+0))
I(a3==10)
a2 = a |> tree_reduce(width=2) ::{ // 4 levels
  for i in ${ % += i }
//(((((1+1) + (1+2)) + ((2+2) + (0+1))) + ((0)))
I(a2==10)
```

## Variable scope

#### **Method contructs**

#### **Control flow constructs**

```
// code/scope2.prp
a = 1
if a == 1 {
  a = 2
  b = 3
I(a == 2)
I(b == 4) // compile error: b undefined
total = 0 // needed
for i in (1..3) { total += i }
I(total == 1+2+3)
I(i == 3) // compile error: i undefined
#val = 3
#val link = punch("#scope2.val")
I(\#val\ link == 3)
#val = 1
I(\#val\_link == 1)
```

# Scope outside code regions

#### Allow to "punch" wires through stages

```
// code/scope5.prp
n2 = ::{
    n1 = ::{ %0 = 1 ; #r = 3 }
}
n3 = ::{
    // Punch a wire through n2/n1 hierarchy
    $p1 = punch("%n2.n1.o")
    %02 = $1 + 1
    #p2 = punch("#n1.r")
    %04 = #p2 + 1
}
$i1 = punch("%n2.n1.o")
$i2 = punch("%scope5.n2.n1.o")
I(n3.o2 == 2)
I(n3.o4 == 4)
```

#### Multiple matches

## Implicit vs Explicit arguments

Extra commas have no impact

```
// code/impvsexp2.prp file
a = (,,,1,,,,2,,,,3,,,)
a = f(,,,1,,2,,3,,,)
b = (1+23*fcall(2+4))
```

Tuple assignments

```
// code/impvsexp3.prp file
a = (1,3)
I(a==(1,3))
(a,b) = 3
I(a == 3 and b == 3)
(a,b) = (3,4)
I(a == 3 and b == 4)
(a,b) = (b,a)
I(a == 4 and b == 3)
```

### Namespace

```
// dir1/code/scope1.prp file
// directories are namespaces (dir1 in dir1/code/scope1.prp)
// code*, src*, test*, *, and * do not create namespace
puts as import("io.puts") // puts only visible to this file
scope1 m1 = ::{ 1 }
scope1 m2 = ::{1}
// dir1/code/scope2.prp file
puts = import("io.puts") // redundant (exported in scope1.prp)
puts("{} == 1", scope1 m1) // exported in scope1.prp
// dir2/code/scope1.prp file
puts = import("io.puts")
puts("{} == 1", scope1_m1) // compile error: exported in dir1
// dir2/_hid/src3/code/dir73_/scope2.prp file
puts = import("io.puts")
sc1 = import("dir1.scope1_m1")
puts("{} == 1", sc1)  // calls scope1 m1
```



### Function call arguments

```
// code/fcalls.prp file
puts = import("io.puts") // puts only visible to this file
square = :: {$x * $}
                  // $ has a single element, so $x == $
                   // compile error, square has 1 argument, 2 passed
r=square(3, 4)
r=square (3)
                      // compile error, space after variable name
r=square(3 + (square(4))) // 0K, 361 = (3.4^2)^2; ^ is exp, not xor
r=square(3 + square(4))
                      // OK, 361
r=square(3 + square(4))
                      // OK, 361
                      // 0K, 25
r=square(3) + square(4)
pass = ::{
 if $. size == 1 { return 7 }
 if $. size == 2 { return 9 }
 11
puts(3,pass(),4,5) // OK, prints "3 11 4 5"
puts(3,pass(4),5,pas(3,4)) // OK, prints "3 7 5 9"
a = fcall1(a=(1,2),b=3,d=(a=1,b=3)) // a function call is a tuple
```

### this vs super

```
// code/thissuper.prp file
o.x.data = 1
o.x.data plus 1 = ::{
  I(this.__key == "x")
  I(this.data. key == "data")
 // this accesses the parent tuple o.x
  this.data+1
o.x.cb chain = ::{}
x = o.x // copy object
x.cb chain // does nothing
x.cb chain = ::{
  I(super.__key == "cb_chain")
  I(this.__key == "x")
  super($) // Calls cb_chain before this redefinition
  this. my data = this. my data+1
x.cb chain
I(x. my data==1)
x.cb_chain = ::{
  super($) // Calls cb_chain before this redefinition
  this. foo = 2
I(x._my_data==2 \text{ and } x._doo==2)
// o.x does not have _foo ()
o.x.cb chain // does nothing
```

# Everything is a tuple

```
// code/alltuples.prp file
a = 1
b = (1)
I(a.__size==b.__size==1)

c = (1,2)
d = a ++ b
I(c.__size==d.__size==2)

I(a.0==b[0]==c.0==d[0])
I((((a[0])[0]).0)[0]==1)
```

## **Tuples**

#### Tuples are ordered heterogeneous

```
// code/tuples1.prp
a = (b=1, c=2)
                            // ordered, named
I(a.b == 1 \text{ and } a.c == 2)
I(a.0 == 1 \text{ and } a.2 == 2)
b =(3, false) // ordered, unnamed
I(b.0 == 3 \text{ and } b[1] == false)
c1.b. ubits = 1
c1.c. ubits = 3
c as (c=0, b=1)
                         // final ordered named
c as c1
                           // fix bits
I(c.c==0 \text{ and } c.b==1)
c = (true, 2)
c = (false,33) // compile error: 33 > bits=3
c.bar = 3  // compile error: bar undefined
d as (a=3,5) // final, ordered, unnamed
I(d.a == 3 \text{ and } d[1] == 5)
q = (1,2,3)
I((1,3)..in..q)
q ++= (2,5)
e.0 = 3 // unamed, ordered
I(e.0 == 3 \text{ and } e == 3) // 1 \text{ entry tuple or scalar}
```

#### Complex tuples

```
(e1, e2) = (1, 2)
I(e1==1 \text{ and } e2==2)
                     // compile error: tuple sizes
(e1, e2) = (3)
(f,q) = 3
I(f==3 \text{ and } q==3)
(f,q) as (field=1, field=1)
I(f.field==1 and g.field==1)
a = (b=1, c as 2)
                     // OK to change
a.b=3
                     // compile error: c was fixed
a.c=3
a.d=3
                     // OK, new field
a ++= (d=4)
I(a.d==4 \text{ and } a.b==1)
d as (b=1, c=2)
d.b = 10
                     // 0K
d.e = 1
                    // compile error: e undefined
                     // compile error: d was fixed
d ++= (e=4)
```

## Tuples II

#### **Tuple operations**

```
// code/tuples3.prp
a = (1,2)
b = a ++ 3
I(b==(1,2,3))
c = a ++ b
I(c == (1,2,1,2,3))
I(c.0==1 \text{ and } c.1==2 \text{ and } c.3==1)
I(c[0]==c.0 \text{ and } c[1]==c.1)
d.a=1
d.b=2
d.c=3
e.f=4
e.g=5
a = d ++ e
I(q.a==1 \text{ and } q.f==4)
I(g == (a=1,b=2,c=3,f=4,g=5))
xx = g[0] // compile error, unordered tuple
I(q["a"]==q.a)
h = (a=1,b=2)
j = h ++ (c=3) // ordered named tuple
I(j[0]==1==j.a \text{ and } j[2]==j.c==3)
```

#### Tuple hierarchy (big endian)

```
// code/tuples4.prp
t1.sub.a = 1
t1.sub.b = 2
t1.c = 3
t2 = (sub=(a=1,b=2),c=3)
I(t1==t2)
I(t2[0][0]==1 \text{ and } t2[0][1]==2 \text{ and } t2[1]==3)
xx = t1[0][0] // compile error, unordered tuple
t3 = t1.sub
I(t3.a==1 \text{ and } t3.b==2)
x = (foo=3)
if x { // compile error (named tuple)
if (foo=3) { // compile error (named tuple)
y = (1,2)
if y { // compile error (not scalar)
V = (1)
if y { // OK, single element unamed tuple
```

## **Tuples Endian**

#### Pyrope follows the big endian convention from SystemVerilog

```
// code/tupleendian.prp
s = (b1=0x12, h2=(b2=0x34,b3=0x56), b4=0x78)
// big endian consistent with packed System Verilog
tmp = s[[...]] // flatten pick bits (big endian)
I(tmp == 0 \times 12345678)
I(s[[0..7]]==0\times78)
I(s[[8..16]]==0x56)
/* SystemVerilog equivalent
typedef struct packed {
 logic [7:0] b2;
  logic [7:0] b3;
} hw t;
typedef struct packed {
 logic [7:0] b1;
 h2 type
              h2;
 logic [7:0] b4;
} s_t;
 */
```

#### Tuple hierarchy (big endian)

```
// code/tuplecpp.prp
s = (a=0x12,b=(c=0x33,d=0u8bits))
s.b.d = $inp

call_cpp = import("my_fcall")

out = call_cpp(s)
I(out.total==(0x12+0x33+$inp))

/* C++ sample interface (no struct generated)
void my_fcall(const prp_tuple &inp, prp_out &out) {
   auto a = inp.get("a");
   auto b = inp.get("b");
   auto c = b.get("c");
   auto d = b.get("d");
   auto total = a + c + d;
   out.set("total", total);
}
*/
```

## Tuples vs Scalar

#### A scalar is a tuple of size 1

```
// code/tuplescalar.prp file
my_func::{
  a = 3
                   // scalar
  foo = a // scalar, 3
  a = a ++ 4 // tuple, (3,4)
                  // tuple, (3,4)
// scalar, 3
  b = a
  c = b.0
  d = a[1] // scalar, 4
%out = c + d // scalar, 7
  %out = %out ++ a // tuple, (7, 3, 4)
  % out2 = a ++ % out // tuple, (3, 4, 7, 3, 4)
  %out3 = foo
                 // scalar, 3
result = my_func() // hier-tuple
I(result == (out=(7, 3, 4), out2=(3, 4, 7, 3, 4), out3=3))
%out = result.out.0 + result.out2.4 + result.out3 // 7 + 4 + 3 = 14
```

### Sets and Enums

#### Sets

```
// code/sets1.prp
s. set=true
s = (1, 2, 3, 3)
I(s == (1,2,3))
s ++= 4 // add to tuple
s = s ++ (1,4,5)
I(s == (1,2,3,4,5))
a = 1...3
a. set = true
I(a == (1,2,3))
I(a[[]] == 0b1110)
I(c == (0..3))
I(0b1010. set == (1,3))
a. allowed as 0..127 // 128 bit vector set
a. set as true
a[\$i1] = true
I(a[$i3]) // run-time check
b = a[3]
b. comptime = true
I(b) // b known at compile time
```

#### **Enumerate**

```
// code/enums1.prp
// Plain tuple with fixed (as) fields
tup = (Red as 1,Blue as 2,Purple as 3)
I(tup.Red == 1)
(a,b,c) = (a,b,c) \mid > set_field("__allowed", tup)
c = tup.Red
                  // 0K
b = 3
                  // OK, allowed value
                  // compile error
a = 5
// enum is a strict in style allowed tuple
tup2 as tup
                 // sets allowed too
d. enum as tup2
d = tup2.Red
                  // OK d[[]]==1
d = tup.Red
                  // compile error, tup is not enum
d = 1
                  // compile error
```

# Tuples and Bitwidth at compile time

Once the hierarchy is known all the tuples and bitwidth should be known at compile time

#### Tuples at compile time

```
// code/tuples5.prp
a = 3
if true {
    a = a ++ 4
}else{
    a = 5
}
I(a==(3,4)) // if decided at compile time

b = 3
if $runtime_val {
    b = b ++ 4
}
I(b.0==3)
// tuple size must be know at compile time
I(b.1==4) // compile time error
```

#### Bitwidth at compile time

```
// code/bitwidth2.prp
a = 1u2bits
b = a + 1
I(b.__ubits == 2)

c = 3u3bits
if $runtime_val {
    c = 8u4bits
}else{
    c = 6u6bits
}
I(c.__ubits = 6)
```

# Memories (Unconstrained)

```
// code/mem1.prp

// Size inferred from $addr.__ubits

// Width inferred from $wdata.__ubits

if $we {
    #mem[$addr] = $wdata
    %out = $wdata
}else{
    %out = #mem[$addr]
}
```

```
// code/mem2.prp

// SRAMs at posedge by default
// $wdata+1 MUST be moved prev cycle
new_data = $wdata + 1
#mem[$waddr] = new_data

rd = #mem[$waddr] // 1 cycle read delay, no fwd
I(rd == #last_cycle_new_data)

#last_cycle_new_data = new_data
```

# Memories (Selecting ports with latency/fwd)

```
// code/mem3.prp
#mem. size = 1024
\#mem.\_port = (rd2n=(\_latency=2,\_fwd=false),
              rd1n=( latency=1, fwd=false),
              rd1f=(__latency=1,__fwd=true),
              rd0n=( latency=0, fwd=false),
              rd0f=(__latency=0,__fwd=true),
              wr=( latency=1))
#cycle. ubits = 128 // Create long cycle
#mem.wr[33] = #cycle & 0xFFF // infer ubits=12
I(#mem.rd0f[33] == #cycle) // 0 clk and fwd
I(#mem.rd1f[33] == #cycle) // 1 clk and fwd
I(\#mem.rd0n[33] == \#last) // 0 rd clk + 1 wr clk
I(\#mem.rd1n[33] == \#last\ last\ ) // 1 rd clk + 1 wr clk
I(#mem.rd2n[33] == #last last last ) // 2 rd clk + 1 wr clk
#last last last = #last last
#last_last = #last
#last = #cycle
#cycle := #cycle + 1
```



# Memories (Reset FSM and Forwarding)

```
// code/mem nfwd.prp
// No port constraints
#a. reset cycles = 2000
#a. reset = ::{
   #wr addr. ubits = 8
   this[wr addr] = wr addr
   \#wr \ addr := \#wr \ addr + 1
I(\#a[1] == 1)
I(\#a\lceil 32\rceil == 32)
\#cycle. ubits = 128
\#a[16] := \#next
if #cycle == 0 {
  I(#aΓ167==16)
}else{
  curr data = #cycle & 0xFF // lower 8 bits
  next data = #next & 0xFF // lower 8 bits
  I(#a[16]==curr data) // fwd=false
  I(#a[16].__q_pin == curr_data)
\#cycle = \#cycle + 1
\#next = \#cycle + 2
```

```
// code/mem fwd.prp
// Constraint all ports to do fwd
#a. ports = ( fwd=true) //unlimited #ports
#a. reset cycles = 2000
#a. reset = ::{
   #wr addr. ubits = 8
   this[wr addr] = wr addr
   \#wr \ addr := \#wr \ addr + 1
I(\#a[1] == 1)
I(\#a\lceil 32\rceil == 32)
\#cycle. ubits = 128
\#a[16] := \#next
if #cycle == 0 {
  I(#a[16]==16)
}else{
  curr data = #cycle & 0xFF // lower 8 bits
  next_data = #next & 0xFF // lower 8 bits
   I(#a[16]==next data) // fwd=true
  I(\#a[16],\_q_{pin} == curr_{data})
\#cycle = \#cycle + 1
\#next = \#cycle + 2
```

# Memories (Clock and edge select)

#### No time for logic error

```
// code/mem_edge1.prp
// Enforce #rd and wr ports in SRAM
#cycle as (__ubits=8,__async=false)

#cycle += 13
// +13 can not move to prev cycle. Comb loop
// flop -> add 13 -> flop
// flop -> add 13 -> SRAM (posedge)
#a[#cycle] = 0x33 // error: oop! same cycle+13

#b.__ports.__posclk=false
#b[#cycle] = 0x33 // OK (half cycle for +13)

#c.__ports.__async=true
#c[#cycle] = 0x33 // OK (just flops, async)
```

#### Posedge/Negedge

```
// code/mem edge2.prp
#pos_cycle.__ubits = 128
#pos cycle. posclk = true
\#neg cycle. ubits = 128
#neg cycle. posclk = false
// clk = 01010101010101010
// pos = aabbccddeeffgghh
// neg = aabbccddeeffgghh
              aabbccddeeffgghh 1 wr + 1 rd clk
// rd1p =
          aabbccddeeffgghh 1 wr + 2 rd clk
// rd2p =
// rd1n = aabbccddeeffgghh 1 wr + 1 rd clk
// rd2n =
                 aabbccddeeffgghh 1 wr + 2 rd clk
\#a. ubits = 8
#a. port = (rd1p=( posclk=true)
           ,rd1n=( posclk=false)
            ,rd2p=( posclk=true, latency=2)
            ,rd2n=( posclk=false, latency=2)
            ,wr =( posclk=true))
#a.wr[33u8] := #pos cycle
#pos cycle := #pos cycle + 1
#neg cycle := #neg cycle + 1 // neg ahead of posedge
```



# Memories (Structural)

```
// code/mem struct1.prp
a = cell("memory")
a. size = 32
a. ubits = 64
a.__port[0].__clk_pin = clock
a. port[0]. posclk = true
a._port[0]._latency = 1
a.__port[0].__fwd = true // NOT default
a.\_port[0].\_addr = rd0\_addr
a. port[0]. enable = true
rd0 data = a. port[0]. data
a.__port[1].__clk_pin = clock
a. port[1]. posclk = true
a._port[1]._latency = 1
a.__port[1].__fwd = true // NOT default
a. port[1]. addr = rd1 addr
a. port[1]. enable = true
rd1 data = a. port[1]. data
a.__port[2].__clk_pin = clock
a.__port[2].__posclk = true
a._port[2]._latency = 1
a.__port[2].__fwd
                    = false
a. port[2]. addr
                    = wr addr
a. port[2]. enable = wr enable
a. port[2]. data
                    = wr data
```

#### **Automatic port select**

```
// code/mem_struct2.prp
// Ports anonymous and identical can auto pick
#mem.__port = (__fwd=true)

rd0_data = #mem[r0_addr] // pick a port
rd1_data = #mem[r1_addr] // pick a port

if wr_enable {
    #mem[wr_addr] = wr_data // Pick a port
}
```

# Memories (write-mask)

```
// code/mem wr.prp
#mem. size = 1024
#mem. ubits = 14
a. ubits = 8
b. ubits = 4
// default reset to zero all entries
c = 3u2
#mem[$addr].a = $a // 1 wr port (all same address)
if $rand input {
 \#mem[\$addr].field2 = \$b
}else{
  \#mem[\$addr].c = c
%out = $mem[$rd] // read a,b,c
I(%out.c == 0 or %out.c==3u2)
%out.xx = $mem[$rd2].c // read just c
```

### Structural generated

```
// code/mem wr2.prp
\#mem. size = 1024
#mem. ubits = 14
c = 3u2
___data.a = $a
\_\_wrmask = 0 \times 0FF
if $rand input {
  \_\_wrmask = \_wrmask | 0xF00
  data.field2 = $b
}else{
  \_\_wrmask = \_wrmask | 0 \times 3000
 \_\__data.c = c
#mem. port[0]. wrmask = wrmask
\#mem. port[0]. addr = \$addr
\#mem. port[0].__data = ___data
\#mem. port[1]. addr = $rd
out = #mem. port[1]. data
\#mem. port[2]. addr = $rd2
%out.xx = #mem. port[2]. data.c
```

# Memories (Enable and port limits)

```
// code/mem enable.prp
// Low level structural memory
a = cell("memorv")
a. size = 1024
a. ubits = 8
a.__port[0].__addr
                     = rd0 addr
a. port[0]. enable = rd0 enable
rd0 data = a. port[0]. data
a. port[1]. addr
                     = wr0 addr
a. port[1]. enable = wr0 enable
a. port[1]. data
                     = wr0 data
// Equivalent pyrope code
I(rd0\_addr.\_ubits==10) // 2**10 = 1024
I(rd0 data. ubits==8)
I(wr0 addr. ubits==10) // 2**10 = 1024
I(wr0 data. ubits==8)
if rd0 enable {
  rd0 data = #mem.rd0[rd0 addr]
if wr0 enable {
  #mem.wr0[rd0 addr] = wr0 data
```

### Explicit ports used each read

```
// code/mem port.prp
\#mem. port = (rd=(fwd=true)
              ,wr=()
              ,dg=( debug=true))
rd0 data = #mem.rd[$rd addr] // OK
        = #mem.rd[$rd addr] // OK, same addr
XXX
        = #mem.rd[$rd addr+1] // comp error
VVV
if wr enable {
  #mem.wr[$wr addr] = $wr data // dropped
  #mem.wr[$wr addr] = $wr data+1 // ok
 #mem.wr[$wr addr+1] = $wr data // comp error
a = #mem.dg[$rand] // dg as __debug not count as read
b = #mem.dg[$rand] // dg as __debug not count as read
c = #mem.dg[$rand] // dg as debug not count as read
%out = a + b + c
```

# Verification, and type checking

### Pyrope has prototype inheritance. No typical type check

```
a.foo = ::{ puts("foo") }
a.bar = 3

b = a

b.foo = ::{ puts("not foo")

x = b.foo() // prints not foo

restrict(a.xx<5) // helps to for the assume verification

// simulation/verification should cover all the values of xx
cover(xx) // values between max/min should be covered</pre>
```

#### Pyrope has different constructs to enforce checks

# **Compiler Parameters**

### Flop/Latches Specific

Posedge (true) or negedge
Previous cycle value, no fwd (registers)
Perform forwarding in cycle (true)
Latch not flop based (false)
Wire signal to control clk pin
Code block to execute during reset
Wire signal to control reset pin
Number of reset cycles required (1)
Asynchronous reset (false)
Read last write to the variable/tuple
stage or comb submodule (false)
Outputs in module handled as fluid

### SRAM Specific

size port	number of entries SRAMs tuple with ports in SRAM
debug	Port debug (false), no side-effects
clk_pin	Port clock
posclk	clock posedge (true) or negedge
negreset	reset posedge (true) or negedge
latency	Read or Write latency (1)
fwd	Perform forwarding (false) in cycle
addr	Address pin
data	Data pin
wrmask	Write mask pin
enable	Enable pin
async	Asynchronous memory (allow combinational)

### Generic bitwidth

allowed	Allowed values in variable
ubits	Number of bits and set as unsigned
sbits	Number of bits and set as signed
max	Alias for maximumallowed value
min	Alias for minimumallowed value

### Generic

key	string key name for instrospection
rnd	Generate an allowed random number
rnd_bias	Controls random generation
comptime	Fully solved at compile time
debug	Debug statment, no side effects

### Tuple

size	number of entries in tuple
set	Tuple behaves like a set (false)
enum	Tuple values become an enum
index	tuple position (typically for loops)
do	Code block passes (\$do)
uo else	Else code block (\$. else)



## Ranges

#### Basic

```
// code/ranges1.prp
I((1,2,3) == 1...3)
I((1,2,3) == (1..3))
I(((0..7) ..by.. 2) == (0, 2, 4, 6))
I((1...2) ..or.. 3 == (1...3))
I((1...10) ...and.. (2...20) == (2...10))
// ranges can be open
I((3..) ..and.. (1..5) == (3..5))
I((...) ...and.. (1...2) == (1...2)
I((..4) ..or.. (2..3) == (..4))
I((...) ...and.. (2...7) == (2...7)
I((0..) ...and.. (2...7) == (2...7)
I((...-1) ..and.. (2...7) == (2...7))
I((...-2) ..and.. (2...7) == (2...6))
I((3..-2) ..and.. (2..7) == (3..6))
// closed ranges are like sets
I((1..3)[[]] == (1,2,3)[[]])
I(0b0010101. set == (0,2,4))
I(0b0011110. \text{ set} == (1..4))
```

#### Complex

```
// code/ranges2.prp
seq = (1...9)
start = seq[0...2]
middle = seq[3...-2]
end
      = seq[-2...]
copy = seq[..]
I(start == (1,2,3))
I(middle == (4,5,6,7))
I(end == (8,9))
I(copy == (1,2,3,4,5,6,7,8,9))
val = 0b11 01 10 00
I(0...2 == (0,1,2))
I(val[[2..0]] == val[[(2,1,0)]] == 0b000)
I(val[[0..2]] == val[[(2,1,0)]] == 0b000)
I(val[[-1]]
               == val[[-1]] == 0b1) // MSB
I(val[[-1..-3]] == val[[(-1,-2,-3)]] == 0b110)
I(val[[-1..1]] == val[[(1,0,-1)]] == 0b001)
I((1...3) * (2,2,2) == (2,4,6))
I((1...3) + (2,2,2) == (3,4,5))
I((1...3) + 2 == (3...5)) // compile error
I((1,2,4) ++ 3 == (1..4))
```

# Random number generation

rnd and rnd\_bias interface. Seed controller by environment variable.

```
$export PRP_RND_SEED=33
$prp --run rndtest
```

### Resets

```
// code/reset1.prp
#a.__ubits as 3
\#a. reset = :: \{ this = 13 \}
#b as ( ubits=3, reset pin=false) // disable reset
#mem0 as (__ubits=4, __size=16)
#mem0.__reset = ::{ this = 3 }
#mem1 as (__ubits=4,__size=16, __reset_pin=false)
#mem2 as (__ubits=2,__size=32)
// complex custom reset
#mem2.__reset_cycles = #mem2.__size + 4
#mem2. reset = ::{
 // Called during reset or after clear (!!)
 #_reset_pos as (__ubits=log2(#this.__size),__reset_pin=false)
 #this[#_reset_pos] = #_reset_pos
  # reset pos += 1
```

# Multiple Clocks

### Each flop or fluid stage can have its own clock

```
// code/clk1.prp

#clk_flop = $inp
// implicit #clk_flop as __clk_pin=$clk
#clk2_flop as (__clk_pin=$clk2)
#clk2_flop = #clk_flop

%out = #clk2_flop
%out as (__fluid=true)
%out as (__clk_pin=$clk3) // 3rd clock for output
```

### Constants

# Compile time assertions and checks

## Bit precision

### **Explicit vs implicit**

```
// code/precission1.prp
a = 2 // implicit, sbits=3
a = a - 1 // OK, implicit sbits=2
b = 3u2bits // explicit, __ubits=2
b = b - 2 // 0K, ubits=2
b = b + 2 // compile error, ubits explicit 2
I(b == 2)
b := b + 2 // OK (drop bits)
I(b == 0) // 4u2bits -> 0b100[[0..1]] == 0
// implicit unless all values explicit
c = 3 - 1u1bits // implicit, sbits=3
#d.__allowed as (0, 1, 7) // allowed values
\#d = 0
         // OK
\#d += 1
       // OK
#d += 1 // runtime error: not allowed value
I(0b11\ 1100 == (a, 0b1100)[[]]) // bit concatenation
```

#### **Conditions**

```
// code/precission2.prp
a. allowed as 1..6
a = 5
c = 5
if xx {
  a = a + 1 // 0K
 c = c + 1
}else{
  a = a - 4 // 0K
  c = c - 4
a = a + 1 // runtime error: out range
I(c. allowed == (1,6)) // all possible values
c = c + 2
I(c. allowed == (3,8) and c.__sbits == 4)
c = c ^ (c >> 1) // Not predictable
I(c. allowed == (0..15) and c. sbits == 5)
c = 300 // OK because c was explicit
d = 50u2bits // compile error
e = 3u2bits
             // OK, drop upper bits
e := 50
e = e - 1
```

### Bitwidth inference

### Bitwidth uses max/min to compute value sizes.

```
// code/bitwidth1.prp
a. ubits = 3 // explicit bitwidth for a
a = 3
                 // 0K
                // compile error
a = 0xF
a := 0xF
                 // OK, := drops bits if needed
I(a == 7)
b = 0x10u7bits // explicit 7 bits value
               // c is 7 bits
c = a + b
I(c. ubits == 7)
$i1. ubits = 3
$i3. ubits = 7
               // could not bound to 7 bits
d = $i1 + $i2
I(d. ubits == 8)
e = a \mid b
           // zero extend a
I(e==0\times17 \text{ and } e. \text{ ubits}==7)
                // 7 bits, := does not infer bits
e := 1u
I(e. ubits==7)
                 // 7 bits, all ones
e := -1u
I(e==0\times7F)
```

```
// code/bitwidth1.prp
a = 0
if $unknown {
  a = 3
}else{
  a = 5
I(a. max==5 and a. sbits==4)
b = a + 1
                // b. max==6 4 bits
                 // c. max==9 5 bits
c = a + 3
I(c. sbits==4)
cond = (4+2*30)/2
if cond == 32 { // should be true (at compile)
  a = 10u8
}else{
  a = 100u32
// The compiler should copy propagate
I(a.__ubits==8) // Maybe runtime check
f = 0
if cond == 32 { // should be true
   f = 3u6
}else{
   f = 20u20
// __comptime fixes to compile time value
f. comptime = true
I(f==3 \text{ and } f.\_ubits==6)
```

## Pyrope is signed by default, but it has inference

```
// code/sign1.prp
  startion starting s
  sunk s2. sbits = 4
  u1. ubits = 4
  u2. ubits = 4
c1 = unk s1 + unk s2
I(c1.__min < 0)
c2 = unk u1 + unk u2
I(c2. min >= 0)
c3 = unk s1 + unk u2
I(!c2. min < 0)
c4 = unk u1 - unk u2
I(c4. min < 0)
c5 = unk s1 - unk s2
I(c5 == 0 \text{ and } c5.\_max == 0 \text{ and } c5.\_min == 0)
d. sbits=3
d = 7u // compile error
d = 7  // OK
d = 7s  // compile error (too big)
d := 0xFFu // 0K
I(d==-1)
```

```
// code/sign2.prp
a = -1u4bits // explicit unsigned 4 bits
I(a==0xF)
a s = -1 // implicit signed
c = a s >> 3
c = a >> a s // compile or runtime error a s<0
d. sbits = 3 // \text{range} (-4...3)
d := 0b111111 // drop bits, but everything 1
I(d == -1)
d. ubits = 3 // \text{range } (0...7)
d := -2 // drop extra bits
I(d==0b110 \text{ or } d == 6)
e. min = -3
e = 0xFF
I(e._min==256 \text{ and } e._max=256)
e. min = -3
e. max = 100
e = 102 // compile error
```

### Fluid

### Fluid syntax

```
// $i? = false // do not consume
// $i? = true // consume
// $i! = true // trigger retry to input
// $i! = false // do not retry input, gone if valid
// $i?
               // is valid set?
// $i!
              // is retry set?
// $i!!
               // is clear set?
// $i!! = true // clear flop
// $i!! = false // do not clear flop
// %o? = false // do not generate output
// %o! = true // parse error
// %o! = false // parse error
               // is valid set? (there was a write)
// %0?
              // is retry set?
// %0!
               // is clear set?
// %0!!
// %o!! = true // clear flop
// %o!! = false // do not clear flop
// yield(...) // stop and start from here cycle
// waitfor(...) // blocking wait for args to be ready
```

### Dealing with valids

## Fluid Impacts

```
// code/fluid2.prp file
if a? and a.counter>0 {
    #total += a.counter
}
try {
    #total += a.counter
    if a.counter>0 {
        #total += a.counter
    }
}
if a?.counter>0 {
    #total += a.counter
    }
#total += a.counter
}
#total += a.counter
// Option 4 (same)
```

```
// code/fluid4.prp file
everyother = ::{
    if #conta {
        yield()
    }
    #conta = ~#conta
    return 1
}

#total_all += 1
#total_yield += everyother
I(#total_all == #total_yield)
try {
        #total2_all += 1
}

try {
        #total2_yield += everyother()
        I(#total2_all == 2 then #total2_yield == 1)
}
```

### Fluid Restarts

```
// code/fluid6.prp file
if $in1? {
  val2 = $in1
}elif $in2? {
  val2 = $in2
}else{
  val2 = 0
}
```

### Fluid Instantiation

### Non Fluid Examples

```
// code/fluid7.prp file
sadd = :: { %sum = $a + $b }
sinc = :: { % = $ + 1 }
combinational = ::{
  % = ssum(a=sinc($a), b=sinc($b))
one stage flop out = ::{ // The output is flopped
 % = ssum(a=sinc($a), b=sinc($b))
 % = % |> set_field("__stage", true)
one stage comb out = ::{ // Not flopped output
  a1 as sinc
  a2 = ssum
  a2.__stage=true
  % = a2(a=a1(\$a), b=a1(\$b))
two_stage_comb_out = ::{ // Not flopped output
  a1 = sinc
  a1.__stage as true
  a2 = ssum
  a2 as (__stage=true)
  % = a2(a=a1(\$a), b=a1(\$b))
```

### Fluid Examples

```
// code/fluid8.prp file
combinational = ::{
  % = ssum(a=sinc($a), b=sinc($b))
incsum = combinational(a=$a,b=$b)
incsum. fluid as true // instance is fluid
one_stage_fluid = ::{ // Same as incsum
  % = ssum(a=sinc($a), b=sinc($b))
 % as ( fluid=true)
mixed weird fluid = ::{
  %out1 = a2(a=a1($a), b=a1($b))
  %out2. fluid=true
 %out2 = a2(a=\$a,b=\$b)
allfluid = mixed weird fluid
allfuild as ( fluid=true)
```

## Connecting Stages

### **Pipelining**

```
sadd = :: { %sum = $a + $b }
sinc = :: { % = $ + 1 }
opt1 2stages = ::{
 s1 a = sinc($a)
 s1 b = sinc($b)
 s1 a as ( stage=true)
 s1 b as ( stage=true)
 % = sadd(a=s1 a, b=s1 b)
 %.__stage = true
opt2 2stages = ::{
 s1 a = sinc($a)
 s1 b = sinc($b)
 % = sadd(a=s1 a, b=s1 b)
 x = (s1 a, s1 b) ++ %
 x.__stage = true
opt3 2stages = ::{
  s1 = (a=sinc(\$a), b=sinc(\$b))
  s1. stage=true
 % = sadd(s1)
  this. stage=true
```

```
// code/last_value1.prp
s1 = ::{ $a + $b }
s2 = ::{ $a - $c }

s1.__stage = true // withou is comb loop
s2.__stage = true
// Create loop with __last_value
d1 = s1(a=$inp, b=d2.__last_value)
d2 = s2(a=$inp, c=d1)
// compile error: combinational loop
xx = xx.__last_value + 1
```

```
// code/last_value2.prp
a = 3
b = a.__last_value + 2
I(b==5)

d = 100
e = d.__last_value + 1
d = 200
I(e==3)
if d==200 { // taken
    d = 300
    d = 2
}
```

## Assignments, as vs = vs :=

# Fluid and assignments, as vs =

### both out1 and out2 happens or nothing happens

```
// code/assign2.prp
_tmp1 = $a  // read that can trigger restart
_tmp2 = $b
try {
    %out1 = _tmp1 + 1  // guarantee no restart (reread)
}
try {
    %out2 = _tmp2 + 1
}
// code/assign3.prp
```

```
// code/assign3.prp
try {
   %out1 = $a + 1
   %out2 = $b + 1
}
```

### out1 and out2 can happen independently

```
// code/assign4.prp
try {
    %out1 = $a + 1
}
try {
    %out2 = $b + 1
}
```

```
// code/assign5.prp
_tmp1 as $a // no op, no restart
_tmp2 = $b // no op, no restart
_tmp3 = $b+0 // read, can trigger restart
_tmp4 = fcall($b) // restart if used inside fcall
%out = $b // If out restarts, $b restarts
try {
    %out1 = _tmp1 + 1 // can trigger resart
}
try {
    %out2 = _tmp2 + 1 // can trigger restart
}
```

## **Objects**

### prototype inheritance

```
// code/objects1.prp
obj1.oneortwo = ::{return 1}
obj2.oneortwo = ::{return 2}
obi1.oneortwo2 = 1
obj2.oneortwo2 = 2
tmp = 0 // force defined variable
if $input[[0..1]] == 0 {
 tmp = obj1
  I(tmp.oneortwo == 1)
 I(tmp.oneortwo2 == 1)
}elif $input[[0..1]] == 1 {
  tmp = obj2
  I(tmp.oneortwo == 2)
 I(tmp.oneortwo2 == 2)
}else{
  // Calling undefined method is __init value
  I(tmp.oneortwo == 0)
  I(tmp.oneortwo2 == 0)
I(tmp.oneortwo ..in.. (1, 2, 0))
```

#### overload

```
// code/objects1.prp
parent.dox = ::\{return 1+\$0\}
I(parent.dox(3) == 4)
child = parent // copy
child.dox = ::{
  tmp = super($)
  %o3 = punch("#this.v2") // add new field in child
  %03 = 3
                          // set a value
  return tmp + 7
I(child.v1) // compile error: v1 undefined
t = child.dox(4)
I(t == (1+4+7) \text{ and } child.v1 == 3)
grandson = child
grandson.dox = ::{
  if $0>10 {
    return 100
  return super($)
t = grandson.dox(4)
I(t == (1+4+7))
t = grandson.dox(30)
I(t == 100)
```

## Objects 2

### dealing with objects

```
// code/objects2a.prp
obj1.foo as (__ubits=3)
obj2.bar as (__ubits=2)

obj1c = obj1
obj1.foo = 1
obj1c.foo = 3

obj3 as obj1 or obj2 // Union type
if 3.__rnd == 2 {
   obj3 = obj1
   obj3.foo = 1
}else{
   obj3 = obj2
   obj3.bar = 2
}
```

### dealing with objects

```
// code/objects2b.prp
a.lo = 77
a.a.a = 1
a.a.b = 2
a.a.c = ::{
  I(this.a == 1)
  this.d += 1
  this.b = 2
  this.this.lo = 10
a.b.a = 4
a.b.b = 5
a.b.c = ::{}
  I(this.a == 4)
  this.d += 1
  this.b = 2
  this.this.lo = 20
I(a.lo == 77 \text{ and } a.a.b == 2 \text{ and } a.b.b == 5)
a.a.c()
I(a.lo == 10 \text{ and } a.a.b == 3 \text{ and } a.b.b == 5)
a.b.c()
I(a.lo == 20 \text{ and } a.a.b == 3 \text{ and } a.b.b == 6)
```

# Matching

### binary matching

```
// code/objects1.prp
a = 0x73
I(a == 0b111011)
I(a == 0b?11?11)
c as (__ubits=4)
I(c.popcount <= 1) // Only 1 bit can be set</pre>
unique if c == 0b???1 \{ // ? only in binaries
  onehot = 1
}elif c == 0b??1? {
  onehot = 2
}elif c == 0b?1?? {
  onehot = 3
}elif c == 0b1??? {
  onehot = 4
}else{
  onehot = 0
```

# Debugging

### Debug have no impact on non-debug

```
// code/debug1.prp
I as ::{
  puts = import("io.puts")
  if (!$0) {
    if ($. size==1) {
      puts("assertion failed\n");
    }else{
      puts($[1..] ++ "\n")
CS as I
CI.__comptime=true
a = 3
I(a == 3, "oops") // runtime check
CI(a == 3) // compile time check
c = 3
c.__comptime = true // c must be compile time
a = b + 4 + c - d
// 4+c must be compile time constant
```

### Strings are immutable at execution time

```
// code/debug2.prp
cond.__comptime as true
if cond {
   b = "potato"
}else{
   b = "carrot"
}
tup[b] = true
for a in tup {
   io = import("io")
   io.puts("index:{} value:{}\n",a.__index,a)
   I(tup[a.__index] == a)
}
```

### Interface with C++ code

### C-api must tuples known at compile time

```
// code/test call1.prp
mp = import("myprint")
mp("hello")
read val = import("json read")
I(read val. comptime == true)
I(read val("foo")==6)
                                 // called at compile time
for i in (1..read val("file")) {
  mp(txt="i:{}", i) // called at simulation time
// code/myprint.cpp
#include "prp cpp.hpp"
void prp_json_read(const prp_tuple &inp, prp_tuple &out) {
  Lconst str = inp.get(0);
  out.set(0,str.str().size()+3); // Fix value in output given set of inputs
void prp_myprint(const prp_tuple &inp, prp_tuple &out) {
  assert( inp.get(0).is_string()); assert(!inp.get(1).is_string());
  assert(!inp.get("txt").is number()); assert( inp.get(1).is number());
  assert(inp.get(0) == inp.get("txt"));
  fmt::print(inp.get("txt").get sview(), inp.get(1).get sview());
```



### Interface with C++ code

### C-api structs converted to C++

```
// code/test_call2.prp
my_c_code = import("my_c_code")
a = (b=1, c=true, d="hello")
%foo = my_c_code(a)

// code/test_call2.cpp
#include "prp_cpp.hpp"
void prp_my_c_code(const prp_tuple &inp, prp_tuple &out) {
    auto b = inp.get("b");
    auto c = inp.get("c");
    auto d = inp.get("d");
    fmt::print("b:{} c:{} d:{}\n", b.to_i(), c.to_i(), d.to_s());
}
```



# Some sample zip/enumerate library code

```
// code/zip.prp
zip as ::{
 conta = 0
 for a in $ {
    I(a.\_size == \$0.\_size)
   %res[conta] = a
    conta = conta + 1
enumerate as ::{
 for a in $ {
    %res[a.__index].0 = a.__index
    res[a. index].1 = a
total1= zip((0..2),("a","b","c"))
total2= ("a","b","c") |> enumerate
I(total1==total2)
tota1.each ::{ puts("{} {}\n", $0, $1) }
```

## Ring example

```
// code/ring.prp
router = ::{
  if $inp? {
                            // ? -> fluid pipeline
    if $inp.addr == $addr {
      %to
             = $inp
                            // send to node
             = $from
                            // new packet if present
      %out
    }else{
             = $inp
                            // fwd packet
      %out
                            // back pressure from_node
      %from! = true
  }else{
                            // new packet if present
    %out = $from
out = ()
for src in 0...3 {
 dst
              = (src + 1) \& 3 // 0 -> 1, 1 -> 2, 2 -> 3, 3 -> 0
              = out[dst].out.__last_value // break dst dep
  dst out
  packet.data = $from_node[src]
  packet.addr = src
              = router(addr=src, inp=dst_dst, from=packet)
  out[src]
              = %to node ++ out[src].to.data
  %to node
```

