

Data sheet acquired from Harris Semiconductor SCHS057C – Revised September 2003

CD4073B, CD4081B, CD4082B Types

CMOS AND Gates

High-Voltage Types (20-Volt Rating)

CD4073B Triple 3-Input AND Gate CD4081B Quad 2-Input AND Gate CD4082B Dual 4-Input AND Gate

CD4073B, CD4081B and CD4082B AND gates provide the system designer with direct implementation of the AND function and supplement the existing family of CMOS gates.

The CD4073B, CD4081B, and CD4082B types are supplied in 14-lead hermetic dual-in-line ceramic packages (F3A suffix), 14-lead dual-in-line plastic packages (E suffix), 14-lead small-outline packages (M, MT, M96, and NSR suffixes), and 14-lead thin shrink small-outline packages (PW and PWR suffixes).

Features:


- Medium-Speed Operation tpLH, tpHL = 60 ns (typ.) at V_{DD} = 10 V
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 μA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (full package-temperature range) =

1 V at V_{DD} = 5 V

2 V at V_{DD} = 10 V


2.5 V at VDD = 15 V

- Standardized, symmetrical output characteristics
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Discription of 'B' Series CMOS Devices"



MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (VDD)
Voltages referenced to V _{SS} Terminal)
NPUT VOLTAGE RANGE, ALL: INPUTS
OC INPUT CURRENT, ANY ONE INPUT
POWER DISSIPATION PER PACKAGE (Pp):
For T _A = -55°C to +100°C
For T _A = +100 ^Q C to +125 ^Q C
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)
DPERATING-TEMPERATURE RANGE (T _A)55°C to +125°C
STORAGE TEMPERATURE RANGE (T _{stg})
EAD TEMPERATURE (DURING SOLDERING):
At distance 1/16 \pm 1/32 inch (1.59 \pm 0.79mm) from case for 10s max+265°C



RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHADACTERISTIC	LIMITS		LINUTO	
CHARACTERISTIC	MIN.	MAX.	UNITS	
Supply-Voltage Range (For T _A = Full Package Temperature Range)	3	18	٧	

DYNAMIC ELECTRICAL CHARACTERISTICS at TA=25°C, Input t_r,t_f=20 ns, and CL=50 pF, RL=200 k Ω

CHARACTERÍSTIC	TEST CONDITIONS		ALL TYPES LIMITS		LIMITO
		V _{DD} Volts	TYP.	MAX.	UNITS
Propagation Delay Time,		5 10 15	125 60 45	250 120 90	ns
Transition Time, ^t THL ^{, t} TLH		10 15	100 50 40	200 100 80	ns
Input Capacitance, C _{IN}	Any Input	_	5	7.5	pF

