## CD4073B, CD4081B, CD4082B Types

## STATIC ELECTRICAL CHARACTERISTICS

CHARACTER- ISTIC	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)									
	٧o	VIN	V <sub>DD</sub> (V)					+25			UNITS		
	(v)	(V)		-55	-40	+85	+125	Min.	Тур.	Max.	]		
Quiescent Device Current, IDD Max.	1	0,5	5	0.25	0.25	7.5	7.5	_	0.01	0.25	μА		
	+	0,10	10	0.5	0.5	15	15	_	0.01	0.5			
		0,15	15	1	1	30	30	-	0,01	1			
		0,20	20	5	5	150	150	_	0.02	5			
Output Low (Sink) Current IOL Min.	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1		mA		
	0,5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	-			
	1.5	0,15	15	4.2	4	2.8	2.4	34	6.8	_			
Output High (Source) Current, IOH Min.	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	-			
	2.5	0,5	5	2	-1.8	-1.3	-1.15	-1.6	-3.2	_			
	9.5	0,10	10	<del>,-</del> 1.6	-1.5	-1.1	-0.9	-1.3	-2.6				
	13.5	0,15	- 15	-4.2	-4	-2.8	2.4	-3.4	<b>-</b> 6.8	-			
Output Voltage: Low-Level, VOL Max.		0,5	5		0	.05			0	0.05			
		0,10	10		Ö	.05			0	0.05			
	i .	0,15	15	0.05			-	0	0.05	<b>1</b> - <b>∨</b>			
Output Voltäge: High-Level, VOH Min.		0,5	5	4.95			4.95	5					
	-	0,10	10	9.95			9.95	10	-				
	# ·	0,15	15	14.95			14.95	15	_				
Input Low Voltage, VIE Max.	0.5	_	5	·	1	.5		_	_	1.5			
	1	. –	10			3		_	_	3			
	1.5	_	15	4				_	_	4	, ,		
Input High Voltage, VIH Min.	0.5,4.5	, <del>-</del>	5		3	3.5		3.5	_	_	V		
	1,9		10	7				7					
	1.5,13.5		15	11			11	_	_				
Input Current IşN Max.		0,18	18	±0.1	±0.1	±1	±1	_	±10 <sup>-5</sup>	±0.1	μΑ		




Fig. 1 - Schematic diagram for CD4081B (1 of 4 identical gates).




Fig. 2 - Logic diagram for CD4081B (1 of 4 identical gates).




Fig. 3 - Typical voltage transfer characteristics.




Fig. 4 — Typical propagation delay time as a function of load capacitance.




Fig. 5 — Typical output low (sink) current characteristics.




Fig. 6 — Minimum output low (sink) current characteristics.